A Design Of A Low Power Delay Buffer Using Ring Counter Addressing Schemes

Abstract

This work presents circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-counter addressing scheme. In the ring counter, double-edge-triggered (DET) flipflops are utilized to reduce the operating frequency by half and the C-element gated-clock strategy is proposed. A novel gatedclock-driver tree is then applied to further reduce the activity along the clock distribution network. Moreover, the gated-drivertree idea is also employed in the input and output ports of the memory block to decrease their loading, thus saving even more power.

Authors and Affiliations

B. R. B Jaswanth| St.Theresa Institute of Engineering and Technology Gudiwada, India, R. V. S Rayudu| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India, K. Mani babu| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India, R. Himaja| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India, L. Veda kumar| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India

Keywords

Related Articles

Implementation of Different Low Power Multipliers Using Verilog

Low power consumption and smaller area are some of the most important criteria for the fabrication of DSP systems and high performance systems. Optimizing the speed and area of the multiplier is a major design issue....

Adaptive Non-Linear Bayesian Filter for ECG Denoising

The cycles of an electrocardiogram (ECG) signal contain three components P-wave, QRS complex and the T-wave. Noise is present in cardiograph as signals being measured in which biological resources (muscle contraction...

Control of an Electric Power Assist Steering System

In this paper we have studied the electric power steering system for a front wheel- steered, rear-wheel driven four wheels vehicles. Electric power steering (EPS) systems have many advantages over manual steering and...

Online Marketing in Indian Politics: Role of Social Media

Indian Politics has always been a field of importance for every individual, organization and nation. There is a lot of contribution of the young politicians and voters in politics. The research was conducted to find o...

An Efficient FPGA Implementation of Binary Coded Decimal Digit Adders and Multipliers

Decimal arithmetic has gained high impact on the overall performance of today’s financial and commercial applications. Decimal arithmetic is pervasive in human-oriented applications but has a limited use in numerica...

Download PDF file
  • EP ID EP8472
  • DOI -
  • Views 420
  • Downloads 28

How To Cite

B. R. B Jaswanth, R. V. S Rayudu, K. Mani babu, R. Himaja, L. Veda kumar (2013). A Design Of A Low Power Delay Buffer Using Ring Counter Addressing Schemes. The International Journal of Technological Exploration and Learning, 2(2), 99-103. https://europub.co.uk/articles/-A-8472