A Design Of A Low Power Delay Buffer Using Ring Counter Addressing Schemes
Journal Title: The International Journal of Technological Exploration and Learning - Year 2013, Vol 2, Issue 2
Abstract
This work presents circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-counter addressing scheme. In the ring counter, double-edge-triggered (DET) flipflops are utilized to reduce the operating frequency by half and the C-element gated-clock strategy is proposed. A novel gatedclock-driver tree is then applied to further reduce the activity along the clock distribution network. Moreover, the gated-drivertree idea is also employed in the input and output ports of the memory block to decrease their loading, thus saving even more power.
Authors and Affiliations
B. R. B Jaswanth| St.Theresa Institute of Engineering and Technology Gudiwada, India, R. V. S Rayudu| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India, K. Mani babu| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India, R. Himaja| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India, L. Veda kumar| V.K.R, V.N.B & A.G.K College of Engineering Gudiwada, India
Keywords
Related Articles
- EP ID EP8472
- DOI -
- Views 388
- Downloads 28
Design and Implementation of Fast- Lifting Based Wavelet Transform for Image Compression
The digital data can be compressed and retrieved using Discrete Wavelet Transform (DWT) and Inverse Discrete wavelet Transform (IDWT). The medical images need to be compressed and retrieved without loosing of informa...
Integer Wavelet Transform and Predictive Coding Technique for Lossless Medical Image Compression
Lossless image compression has one of its important application in the field of medical images. Enormous amount of data is created by the information present in the medical images either in multidimensional or multire...
Implementation of Buffer for Network on Chip Router
Network-on-Chip (NoC) introduces the design methodology of interconnection network into System-on-Chip (SoC). It overcomes the main disadvantages of traditional busbased SoC, for example, large delay, small link bandwi...
A Design Of A Low Power Delay Buffer Using Ring Counter Addressing Schemes
This work presents circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-cou...
Liquidity Management and Profitability: A Case Study of Listed Manufacturing Companies in Sri Lanka
Liquidity management and profitability are very important issues in the growth and survival of business and the ability to handle the trade-off between the two a source of concern for financial managers.The study is a...