An Efficient FPGA Implementation of Binary Coded Decimal Digit Adders and Multipliers

Abstract

Decimal arithmetic has gained high impact on the overall performance of today’s financial and commercial applications. Decimal arithmetic is pervasive in human-oriented applications but has a limited use in numerical data processing. Decimal additions and multiplication plays a main role in decimal operations which is used in any decimal arithmetic algorithm. Decimal digit adders and decimal digit multipliers are usually the building blocks for higher order decimal adders and multipliers. FPGAs provide an efficient hardware platform that can be employed for accelerating decimal algorithms. In this paper, different designs for two decimal digit adders and one decimal digit multiplier are proposed. The proposed designs were described, functionally tested, and implemented using VHDL and the Xilinx ISE 10.1 targeting Xilinx Vertix-5 XC5VLX30-3 FPGA. This design is mainly used to decrease the area and as well as increase the functioning speed. Implementation results and comparison with existing designs are provided.

Authors and Affiliations

G. Shaik Baba Junaid| Research Scholar, Y. Babasalauddin| Assistant Professor

Keywords

Related Articles

Coverage Problem in Wireless Sensor Networks

Sensor network are highly distributed networks of small light weighted wireless nodes deployed in large numbers to monitor the environment or system by the measurement of physical parameters such as temperature, press...

Sub-threshold Logic for Ultra-Low Power Consumption

In the ultra low power end of design spectrum when performance is of secondary importance, digital subthreshold logic circuits are more applicable than the regular MOS logic. In this paper, we propose two different su...

Intelligent Battery Management System Analyzing & Optimizing of Multicell Battery Voltage

The battery management system (BMS) is a critical component of electric and hybrid electric vehicles. The purpose of the BMS is to guarantee safe and reliable battery operation. To maintain the safety and reliability...

Control Strategy for Three Phase PWM Rectifier Using SVM Modulation

This paper deals with the control of three phase PWM rectifier model using SVM based current controller. In many power electronics control applications the rectifier plays vital role during AC/DC power conversion. The...

Structural Health Monitoring of Aircraft Wing Using Wireless Network

The usage of composites in aircraft industry has enormously increased over the past few decades and has led to the development of modern trends. This improves the cutting edge technology which provides an outsourcing...

Download PDF file
  • EP ID EP8498
  • DOI -
  • Views 380
  • Downloads 25

How To Cite

G. Shaik Baba Junaid, Y. Babasalauddin (2013). An Efficient FPGA Implementation of Binary Coded Decimal Digit Adders and Multipliers. The International Journal of Technological Exploration and Learning, 2(5), 230-233. https://europub.co.uk/articles/-A-8498