A Functional Model for A Standalone Fingerprint Recognition System
Journal Title: Acta Technica Napocensis- Electronica-Telecomunicatii (Electronics and Telecommunications) - Year 2008, Vol 49, Issue 4
Abstract
Abstract: The paper describes a functional model for a standalone fingerprint recognition system, representing a minimum implementation to demonstrate the functionality of such system. For simplicity, the model uses only a fingerprint recognition module and a demonstration board with a PIC microcontroller. The development tools were that common used by the PIC microcontroller family.
Authors and Affiliations
Liviu ANDRON, Toader MELINTE
Keywords
Related Articles
- EP ID EP149914
- DOI -
- Views 113
- Downloads 0
Workflow Based Service Composition Using Genetic Algorithms
One common direction in service oriented computing is to use predefined workflows to compose new services that combine the functionality of existing services. But the problem with this approach is that services can’t be...
Safe Pre-Pass Software Bypassing for Transport Triggered Processors
The Transport Triggered Architecture is an architectural style where the internal transport buses of a processor are exposed in the instruction set. Since software has full control over data transports, data can be direc...
Global Blur Assessment and Blurred Region Detection in Natural Images
In this paper we present a global no-reference blur metric based on a local approach of blur detection in natural macro-like images. The purpose is to study the possibility of global assessment based on thedetection of b...
The Role of Programmable Digital Signal Processors (DSP) for 3G Mobile Communication Systems
This paper illustrated the role of Digital Signal Processors (DSP) for third generation mobile systems. The currently deployed wireless infrastructure supports the third generation of mobile communications comprised of m...
An Experimental Analysis Of Signal Reflections On Printed Circuit Board Transmission Lines
Signal reflections for several digital integrated circuit families are experimentally analyzed by using high-speed time domain measurements. Four test setups are designed and fabricated - the interconnect lines have diff...