AN EFFICIENT ARCHITECTURE FOR DE-BLOCKING FILTER
Journal Title: ICTACT Journal on Microelectronics - Year 2015, Vol 1, Issue 1
Abstract
H.264 standard uses block based motion estimation, motion compensation, transform and quantization processes to perform video compression. By the use of block based operations, it would result into the discontinuity at block boundary-known as blocking artifacts. In this paper, high throughput filter architecture for real-time implementation of deblocking filter is presented which reduces memory access requirements and results in less clock cycles, to process a macroblock. Post processing approach is used in the paper in order to reduce the blocking artifacts and hence for reducing complexity of the architecture. The proposed architecture design uses only 23 clock cycles to process a single macroblock and in addition, the architecture effectively utilizes the buffers to store the intermediate data. The operational frequency of the proposed architecture is 55.675 MHz. The proposed architecture is implemented in VHDL and synthesize for Xilinx FPGA. It can process 75 HD frames with 1920x1080 resolutions.
Authors and Affiliations
Meghavi H. Modi, Nehal N. Shah
Keywords
Related Articles
- EP ID EP197881
- DOI 10.21917/ijme.2015.0002
- Views 169
- Downloads 0
A CONCURRENT ERROR DETECTION SCHEME FOR TOTALLY SELF CHECKING FPGA LOOK-UP TABLE
Field Programmable Gate Arrays are widely useful in mission critical applications. FPGAs have fixed architecture; it has the capability to change function in situ for a particular application. SRAM based FPGAs are vulner...
IMPEDANCE RESPONSE AND CHARACTERIZATION OF NANO POROUS CURRENT COLLECTOR
Power crisis is the great concern in electrical charge storage devices. Electrochemical energy storage devices such as supercapacitors are the alternative power sources. Nanoporous gold film is the promising material for...
DESIGN AND ANALYSIS OF MULTIBAND OCTAGONAL MICROSTRIP PATCH ANTENNA WITH DIFFERENT ANNULAR RING
Microstrip patch antennas are available in different shapes and sizes. In this paper octagonal Microstrip patch antenna is designed. The octagonal patch antenna is simulated with different diameter concentric circles wit...
ANALYTICAL MODELLING OF LOW PRESSURE SINGLE BOSS SCULPTURED DIAPHRAGM AND ITS SENSITIVITY ENHANCEMENT
The low pressure is measured by using thin Sculptured diaphragm using micro system fabrication technology. The thickness of this diaphragm is reduced to improve sensitivity is achieved by boss like structure to increase...
FPGA IMPLEMENTATION OF A PSEUDO NOISE SEQUENCE USING CHAOTIC TENT MAP FOR SATELLITE COMMUNICATION
Pseudo Noise (PN) sequences are an integral part of satellite navigation system. In the past few years’ modernization of these systems had led to the addition of new frequency signals or bands such as the L1c and L5 sign...