An Error Notification Method for a High Speed Serial Communication on FPGA

Abstract

In parallel communication the cost as well as complexity of the system increases due to simultaneous transmission of data bits on multiple wires. Serial communication alleviates this drawback and emerges as effective candidate in many applications for long distance communication as it reduces the signal distortion because of its simple structure. This paper focuses on the VHDL implementation of UART with status register which supports asynchronous serial communication. The paper presents the architecture of UART which indicates, during reception of data, parity error, framing error, overrun error and break error using status register. The whole design is functionally verified using Xilinx ISE Simulator.

Authors and Affiliations

Pavani Lavu| Srinidhi Institute of Science & Technoloy, Hyderabad, India.

Keywords

Related Articles

Advanced Level Cyclic Gray Codes with Application

The objective of this paper is to generate the advanced level cyclic gray codes. The Gray code, also known as cyclic. Gray is a binary numeral system where two successive values differ in only one bit. The binary gray...

User Driven Feedback Control System driven using CAN Protocol

Industrial automation is a sector having vast possibilities for major improvements. The system described in this paper consists of a console master computer (CMC) which will monitor various physical nodes usually found i...

Fingerprint and Speech Fusion: A Multimodal Biometric System

Information security and authentication of person have become an important factor in security systems. Personal Identification Numbers or passwords and key devices such as smart cards are not reliable and accurate te...

Generating Different Mobility Scenarios in Ad Hoc Networks

The purpose of mobility models is to describe typical terminal movement so that the analysis for these purposes can be made. Thus, the movement pattern of users plays an important role in performance analysis of mobi...

Sclera Feature Extraction for Personal Authentication

This paper presents sclera-based biometric recognition. The vessel patterns in sclera are different for every individual and this can be used to identify a person uniquely. In this analysis , we are using sobal filter...

Download PDF file
  • EP ID EP8370
  • DOI -
  • Views 406
  • Downloads 23

How To Cite

Pavani Lavu (2013). An Error Notification Method for a High Speed Serial Communication on FPGA. International Journal of Electronics Communication and Computer Technology, 3(5), 492-496. https://europub.co.uk/articles/-A-8370