Analysis of Carry Select Adder using Different Logic Styles
Journal Title: GRD Journal for Engineering - Year 2017, Vol 2, Issue 9
Abstract
Carry Select Adder (CSLA) is one of the fastest adder used to perform fast arithmetic operations. In our project, a modified carry select adder is designed by using single Ladner-Fischer (LF) and binary to Excess-1 Converter (BEC) instead of using dual RCA’s to reduce the area and delay. The correct sum and carryout signals will be selected by a set of multiplexers. LF adder is a parallel prefix form of carry look-ahead adder (CLA). It is the fastest adder with focus on time and is the common choice for high performance adders in industry. The better performance of LF adder is because of its minimum logic depth and bounded fan-out. In the proposed CSLA, one ripple carry adder (RCA) fed with Cin=0 is replaced by LF adder. The performance of proposed CSLA is analyzed and compared against CSLA design using RCA and BEC. The number of gates used in proposed CSLA is fewer than the CSLA using RCA and BEC. The result shows that area of proposed method is reduced by 25% and delay is reduced by 14%.
Authors and Affiliations
Fincy Mol, Saranya Tv, Shalini M
A Smart Approach to Avoid Phishing
This research reports on the smarter way to tackle phishing and various web attacks. In addition, observations on the outcomes obtained from examination, group-project coursework, and informal feedback from victims have...
Numerical Optimisation of Heat Transfer using Pulsating Jet Array with Phase Shift
The advancement in science had led to highly complicated electronic devices and at the same time the size of such devices is getting reduced day by day. The amount of heat generated by these devices is increasing in par...
Energy Smart Meter operation improved by Machine Learning’s Decision-Support System and Internet Of Things
The electricity has become a part of daily life, which plays an important role in our homes and industries. The system is now focused on the growing demand of power and the need of finding the alternative energy source....
Implementation of a General Purpose Sorter on FPGA
The objective of the paper is to implement a general purpose sorting algorithm. The paper should offer a sorting network that can be deployed in various applications in impulsive noise reduction filters for image process...
An Advanced Two Level Double Dual Boost Converter
This proposed work has two converters connected in cascade to have output voltage 4 times of input voltage. This converter is a non-isolated boost converter, which can level up Dc voltage from 24 Vdc input voltage to 120...