Analysis of Self Checking Additional Adder Circuit in Combinational Circuits

Abstract

Digital computers perform variety of information tasks; among the functions encountered are the various arithmetic operations. The most basic arithmetic operation is the addition and subtraction of two or more binary digits. In processors adders are used not only in the arithmetic logic units, but also in other parts of the processor, where they are used to calculate addresses, table indices and similar operations. The basic building block of many complex computational systems is the full adder. VLSI integrates a large system into a single chip. Self checking scheme is becoming an important design technique to full fill the requirements of modern computer systems with full reliability. The main aim of this paper is to provide the output of ripple carry adder without any error even when any one of the full adder is fault. The proposed system is built using VHDL, simulated using Xilinx ISE 12.1 and implemented using Spartan-3E FPGA and ALTERA Universal kit. This will fit the specified functional requirements and finds a solution to overcome the problem of fault in any one full adder.

Authors and Affiliations

Abirami S B, Manoj K, Maruthu Pandian C, Rajesh K

Keywords

Related Articles

THD and Reactive Power Compensation Using Neural Network Based DSTATCOM

This paper investigates on distribution static compensator (DSTATCOM) to compensate total harmonic distortion (THD) and reactive power. Fixed hysteresis current control (HCC) technique is designed for regulating DSTATCO...

A Short Review on Water Quality and Its Treatment

Recent research reports have underlined reverse osmosis (RO) as the most optimized technology for water desalination related applications. However, implementing this technology to seawater desalination and other water s...

An Intrusion Detection System Against Multiple Blackhole Attacks In Ad-Hoc Networks Using Wireless Antnet

A MANET is a type of ad hoc network that can change locations and configure itself on the fly. Since the nodes are mobile, the network topology may change rapidly and unpredictably over time. The network is decentralize...

Seasonal Variations in Physico-Chemical Properties of Narmada River in Dindori Madhya Pradesh, India

Water is regarded as ‘polluted’ when it is changed in its quality or compositions, directly or indirectly as a result of human activities, so that it becomes less suitable for drinking, as well as domestic and other pur...

Performance Metrics and Analysis for Node Clone Detection Schemes in Wireless Sensor Networks

Wireless sensor networks are now-a-days rapidly developing in the field of science and technology. And it promises to have a large number of applications in next generation networks (NGN). The wireless sensor networks c...

Download PDF file
  • EP ID EP19986
  • DOI -
  • Views 286
  • Downloads 5

How To Cite

Abirami S B, Manoj K, Maruthu Pandian C, Rajesh K (2015). Analysis of Self Checking Additional Adder Circuit in Combinational Circuits. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(3), -. https://europub.co.uk/articles/-A-19986