Area-Efficient and High Speed ML MAP Processor Design Using DB/SB Decoding Technique
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2012, Vol 2, Issue 3
Abstract
In communication systems, specifically wireless mobile communication applications, Size and Speed are dominant factors while meeting the performance requirements. Turbo codes play an important role in such practical applications due to their better error-correcting capability. In Turbo decoders, Maximum A Posterior probability (MAP) algorithm has been widely used for its optimum error correcting performance. But it is very difficult to design high-speed MAP Decoder because of its recursive computations. This paper proposes a Max-Log maximum a posteriori (ML-MAP) algorithm with dual mode SB/DB decoding. A Parallel VLSI architecture comprising multiple SISO elements, to form Log Likelihood ratio (LLR) unit in order to reduce the critical path delay. A dual mode single-binary (SB) and double-binary (DB) decoding algorithm has been used to reduce the arbitrary block sizes for high throughput decoding. The computational modules and storages of the dual-mode (SB/DB) MAP decoding are designed to achieve high area utilization. This architecture with a SB/DB decoding can achieve comparable processing speed about 11 % and area efficiency of 5.71 bits/mm2.
Authors and Affiliations
P. Maniraj Kumar| Department of ECE, PSNA College of Engineering & Technology, Dindigul, India Mani1376@yahoo.com, Dr. S. Sutha| Department of EEE, Anna University of Technology, Panruti, India suthapdmanabhan@gmail.com
Keywords
Related Articles
- EP ID EP8278
- DOI -
- Views 413
- Downloads 22
Automatic Speed Breaker on Time Demand Using Embedded Systems
The concept of this research work is to have an automatic speed breaker on time demand according to the requirements. Means when there is no need of the speed breaker on the road, it disappears from the road and the road...
System On Chip: Performance Analysis Of VLSI Based Networking System
The swell in the numeral of cores that can be incorporated on a distinct chip has forced the designer to use computer system concepts for design of System on Chip (SoC).The supplementary is of multiple protocols being...
Multilevel Power Estimation Of Benchmark Circuit Using Neural Algorithm
Dissipation of power has emerged as one of the very important design constraints as the complexity of VLSI circuits has been increased. Now low power designs are generally preferred in various applications. In order t...
Medical image Feature Extraction: A Survey
This paper reviews feature extraction methods as it relates to medical image processing. Centrality of feature extraction stage in image processing cannot be over-emphasized. Advancements in medical image processing has...
Queueing Based Edge Server Selection in Content Delivery Network Using Haversine Distance
New generation of technology is inclining towards the uphill cloud computing technology. Many users and organizations could not able to embrace cloud services blindly because of their uncovering security issue for ma...