Area-Efficient and High Speed ML MAP Processor Design Using DB/SB Decoding Technique

Abstract

In communication systems, specifically wireless mobile communication applications, Size and Speed are dominant factors while meeting the performance requirements. Turbo codes play an important role in such practical applications due to their better error-correcting capability. In Turbo decoders, Maximum A Posterior probability (MAP) algorithm has been widely used for its optimum error correcting performance. But it is very difficult to design high-speed MAP Decoder because of its recursive computations. This paper proposes a Max-Log maximum a posteriori (ML-MAP) algorithm with dual mode SB/DB decoding. A Parallel VLSI architecture comprising multiple SISO elements, to form Log Likelihood ratio (LLR) unit in order to reduce the critical path delay. A dual mode single-binary (SB) and double-binary (DB) decoding algorithm has been used to reduce the arbitrary block sizes for high throughput decoding. The computational modules and storages of the dual-mode (SB/DB) MAP decoding are designed to achieve high area utilization. This architecture with a SB/DB decoding can achieve comparable processing speed about 11 % and area efficiency of 5.71 bits/mm2.

Authors and Affiliations

P. Maniraj Kumar| Department of ECE, PSNA College of Engineering & Technology, Dindigul, India Mani1376@yahoo.com, Dr. S. Sutha| Department of EEE, Anna University of Technology, Panruti, India suthapdmanabhan@gmail.com

Keywords

Related Articles

Embedded Ethernet Controller using ARM LPC2138

With the development of network technology and communication technology needs that industrial control can be completed via network has become a trend. Here the proposed system consists of an ARM processor LPC2148 with an...

Low Subthreshold Leakage Power Domino XOR Cell

With the advancement of technology, the power consumption has become major cause of concern in VLSI system. Technology scaling offers reduction in supply voltage and threshold voltage, but at the cost of increasing l...

Reconstruction of Cloud Contaminated Remote Sensing Images Using Inpainting Strategy

This paper focuses a method for cloud detection and their reconstruction technique. Detecting these portions of an image and then filling in the missing data is an important photo editing work. The filling-in approach su...

A Framework for Reconfiguration of Network in case of Link Failure using Compromised Secure Path Algorithm

In wireless networks balancing the use of power and maintaining the reliable communication is a really very challenging job. Today’s sensor networks make use of radio data links for communication. Energy consumed by the...

The Next Page Access Prediction Using Makov Model

Predicting the next page to be accessed by the Web users has attracted a large amount of research. In this paper, a new web usage mining approach is proposed to predict next page access. It is proposed to identify simil...

Download PDF file
  • EP ID EP8278
  • DOI -
  • Views 397
  • Downloads 22

How To Cite

P. Maniraj Kumar, Dr. S. Sutha (2012). Area-Efficient and High Speed ML MAP Processor Design Using DB/SB Decoding Technique. International Journal of Electronics Communication and Computer Technology, 2(3), 79-83. https://europub.co.uk/articles/-A-8278