Balanced Pipeline Stages with Minimum Logic Delay on Encrypted High Speed Data Using FPGA Based AES Algorithm

Abstract

Cryptography is the study of mathematical techniques related to aspects of information security such as confidentiality, data integrity, entity authentication and data origin authentication. In data and telecommunications, cryptography is necessary when communicating over any unreliable medium, which includes any network particularly the internet. In this paper, a 128 bit AES encryption and Decryption by using Rijndael algorithm (Advanced Encryption Standard algorithm) is been made into a synthesizable using Verilog code which can be easily implemented on to FPGA. The algorithm is composed of three main parts: cipher, inverse cipher and Key Expansion. Cipher converts data to an unintelligible form called plaintext. Key Expansion generates a Key schedule that is used in cipher and inverse cipher procedure. Cipher and inverse cipher are composed of special number of rounds. For the AES algorithm, the number of rounds to be performed during the execution of the algorithm uses a round function that is composed of four different byte-oriented transformations: Sub Bytes, Shift Rows, Mix columns and Add Round Key.

Authors and Affiliations

Sowmyaa. S, N. Jayanthi

Keywords

Related Articles

Slit Loaded Stacked Circular Micro strip Antenna for Multiband Applications

In the present endeavor a stacked slit loaded circular microstrip antenna has been presented for wireless systems. The antenna is able to operate in four bands. These bands are fixed at 1.9611GHz, 2.1179GHz, 2.3018GHz a...

Different Types of Control Strategies for Dc-Dc Buck Converter

In dc-dc converters, the average output voltage must be controlled to equal a desired level, though the input voltage and the output load may fluctuate. Switch-mode dc-dc converters utilize one or more switches to trans...

slugAloe-Vera: A Green Corrosion Inhibitor

Corrosion is a major problem in industries so corrosion control is technically, economically and aesthetically important. Corrosion inhibitors provide protection to metals and alloy against corrosion, b...

Online Marketing Services

On-line marketing is a recent phenomenon in the field of E-Business and is definitely going to be the future of selling and buying in the world. This study looks into the various aspects about how markets are being affe...

Design Algorithm for 3D Motion Gesture Recognition Using IR Proximity Led Sensor with Least Square Curve Fitting Method

3D Hand Motion recognition on the Air is now making more evolution in Automotive Infotainment Domain and its highly challenging work. This paper proposing the technique to detect the Basic and Advanced level Linear Swip...

Download PDF file
  • EP ID EP21742
  • DOI -
  • Views 213
  • Downloads 4

How To Cite

Sowmyaa. S, N. Jayanthi (2016). Balanced Pipeline Stages with Minimum Logic Delay on Encrypted High Speed Data Using FPGA Based AES Algorithm. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(3), -. https://europub.co.uk/articles/-A-21742