CMOS VLSI ARCHITECTURE OF LOW POWER LEVEL SHIFTER

Journal Title: GRD Journal for Engineering - Year 2016, Vol 1, Issue 0

Abstract

Dual-supply voltage design using a clustered voltage scaling (CVS) scheme is an effective approach to reduce chip power. The optimal CVS design relies on a level converter implemented in a flip-flop to minimize energy, delay, and area penalties due to level conversion. A novel level-up shifter with dual supply voltage is proposed. The proposed design significantly reduces the short circuit current in conventional cross-coupled topology, improving the transient power consumption. Compared with the bootstrapping technique, the proposed circuit consumes significantly less area, making it more practical for ICs with a large number of supply voltages. TINA tool has been used to show the existing and proposed results.

Authors and Affiliations

A. Vidhyalakshmi, S. Sobana

Keywords

Related Articles

Evaluation of Effect of Bus Rapid Transit System on Urban Road using Vissim

Urbanization and change in life standards along with socio economic up gradation resulted in rapid growth of private vehicle ownership and use. This causes stress on the existing urban transport system. In urban area roa...

Application of Geo-Textiles in Road Construction

Geotextiles play a very important and crucial role in the civil engineering works. Geotextiles are permeable textile structures made of polymeric materials and are used mainly in civil engineering applications in conjunc...

Remote Control System for Home Automation and Reduce Energy Consumption

Energy consumption is major thing to be considered in day today life. There was an existing paper for this where the home appliances are controlled through remote operations and there was no usage of sensors in it. Howev...

A Review Paper on Memory Testing using BIST

In this review paper, Built-in self-test has been studied. This Built-in Self-Test (BIST) technique not only helpful from economically but also it gives test logic for the test pattern. This paper concluded basic test pr...

VGDRA Scheme for Mobile Sink Based WSN with Masking Encryption

In wireless sensor networks, exploiting the sink mobility has been taken into consideration as an excellent approach to stability the nodes strength dissipation. The statistics dissemination to the mobile sink is a chall...

Download PDF file
  • EP ID EP303095
  • DOI -
  • Views 99
  • Downloads 0

How To Cite

A. Vidhyalakshmi, S. Sobana (2016). CMOS VLSI ARCHITECTURE OF LOW POWER LEVEL SHIFTER. GRD Journal for Engineering, 1(0), 458-462. https://europub.co.uk/articles/-A-303095