Delay reduction for testing using LPFRSE

Abstract

Tracing the memory with a BIST approach is phenomenal, but verifying each bit in the memory and tracing the result is a high time consuming, high power utilizing and area constrained process. Here we are approaching for a speed and low power utilizing test using different test pattern generators using ATPG, scan and LP-LFSR. Comparing the area utilization, power utilization, time constrained and finally effective utilization of devices on the chips selected through simulations in Xilinx.

Authors and Affiliations

Md. Nadeem Qamar, Y. Arpitha , Dr. G. Chenchamma

Keywords

Related Articles

Data Protection and Malicious Insiders Detection in Cloud

Cloud computing presents a huge data services to the user in an easy and comfortable way over the existing network. The main feature of the cloud service is that the data shared by the users are processed remotely wit...

Access Control And Privacy Preserving Mechanisms On Sensitive Data

The privacy preserving module anonymizes the data to convene privacy requirements and sketchiness constraints on predicates set by the access control device. We make this communication as the problem of k-anonymous....

Secure Authentication Schemes

There are different authentication methods to provide security. The most commonly used are textual passwords, but are commonly susceptible to brute -force attacks. Recognition and Recall-based techniques on graphical...

Scent Rupture Nodes Using DCD In Wireless Sensor Networks

A cut is nothing but a part of wireless sensor networks which is splited into different connection components because of some node failures in the network. This paper proposes a new algorithm to detect these cuts by...

Securing Internet Banking Authentication Through oPass

Internet banking is the term used for describing a process in which, a client performs the banking transactions through electronic means. This type of internet banking removes the necessity of physical movement of cu...

Download PDF file
  • EP ID EP28428
  • DOI -
  • Views 331
  • Downloads 6

How To Cite

Md. Nadeem Qamar, Y. Arpitha, Dr. G. Chenchamma (2016). Delay reduction for testing using LPFRSE. International Journal of Research in Computer and Communication Technology, 5(5), -. https://europub.co.uk/articles/-A-28428