Delay reduction for testing using LPFRSE

Abstract

Tracing the memory with a BIST approach is phenomenal, but verifying each bit in the memory and tracing the result is a high time consuming, high power utilizing and area constrained process. Here we are approaching for a speed and low power utilizing test using different test pattern generators using ATPG, scan and LP-LFSR. Comparing the area utilization, power utilization, time constrained and finally effective utilization of devices on the chips selected through simulations in Xilinx.

Authors and Affiliations

Md. Nadeem Qamar, Y. Arpitha , Dr. G. Chenchamma

Keywords

Related Articles

Unobservable Secure Proactive Routing Protocol For Fast & Secure Transmission

a mobile ad hoc network (MANET) is a collection of mobile nodes that is connected through a wireless medium forming rapidly changing topologies. it allowing people and devices to seamlessly communicate without any p...

Automatic Wrapper Generation for Search Engines Based on Visual Representation

Normally web databases are provides the information based on query representation. All the results are displayed without any structure. All extracted results are not provides any specific or perfect generation. It ca...

Automatic Grinding Control using Adaptive Minimum Variance Control Theory with Temperature Fuzzy Controlling

The paper displays the inference of a new multivariable adaptive controller, which minimizes an expense function, incorporating input framework, yielding more set points. It gives an adaptive system which ensures mi...

An Algorithm To Compute The SR Score And Parameters To Tune Its Performance

Keyword query interfaces (KQIs) for list have involved much notice in the last decade due to their suppleness and ease of use in searching and discover the data. Because any unit in a data set that enclose the query...

Efficient Techniques For load balancing and dynamic resource management in cloud

Cloud computing applications are developed using MapReduce programming. Cloud computing distributed file system nodes perform functionality like computing as well as storage in this a file is partitioned into a numbe...

Download PDF file
  • EP ID EP28428
  • DOI -
  • Views 306
  • Downloads 6

How To Cite

Md. Nadeem Qamar, Y. Arpitha, Dr. G. Chenchamma (2016). Delay reduction for testing using LPFRSE. International Journal of Research in Computer and Communication Technology, 5(5), -. https://europub.co.uk/articles/-A-28428