Design and Verification of Area Efficient High-Speed Carry Select Adder

Abstract

Design of area efficient and high-speed data path logic systems forms the largest areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to transmit a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in many dataprocessing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is span for reducing the area in the CSLA. This work uses a simple and efficient gate-level modification to drastically reduce the area and power of the CSLA. Based on this modification 8, 16, 32, 64 and 128-bit square-root CSLA (SQRT CSLA) architectures have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area as compared with the regular SQRT CSLA. This work estimates the performance of the proposed designs in terms of delay, area are implemented in Xilinx ISE.

Authors and Affiliations

T. Ratna Mala, R Vinay Kumar, T Chandra Kala

Keywords

Related Articles

VLSI Implementation and Design of Digital Modulation Using Xilinx

In this Paper, Digital Modulators is designed and Implemented using XILINX ISE Tool based on Very Large Scale Integration (VLSI). This is majorly to implement and obtain digitalize signals in softwaredefined radio (SD...

Comparing Tesseract results with and without Character localization for Smartphone application

Tesseract is considered the most accurate free OCR engine in existence. Android operating system based Smartphones application where images taken from camera of mobile device or browsed from gallery are preprocessed....

A New Heuristic Approach For Hide Valuable Information Of Organizations

Organizations accumulate and analyze customer data to pick up their services. Access Control Mechanisms(ACM) is used to make sure that only authorized information is on hand to users. Onthe other hand, sensitive info...

Survey of Text Categorization Techniques

On the internet huge data are in the uncategorized form. Big information is hidden behind this uncategorized scene of data. If classification of these internet documents done, then it will be helpful in many cases. Al...

Android Application Based Optical Character Recognition For Malayalam Language

Optical character recognition is to recognize alphanumeric or other characters from a digital image. At first the document to be converted will be captured by mobile camera or scanner then the resultant text will be ava...

Download PDF file
  • EP ID EP27493
  • DOI -
  • Views 335
  • Downloads 6

How To Cite

T. Ratna Mala, R Vinay Kumar, T Chandra Kala (2012). Design and Verification of Area Efficient High-Speed Carry Select Adder. International Journal of Research in Computer and Communication Technology, 1(6), -. https://europub.co.uk/articles/-A-27493