Design and Verification of Area Efficient High-Speed Carry Select Adder
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2012, Vol 1, Issue 6
Abstract
Design of area efficient and high-speed data path logic systems forms the largest areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to transmit a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in many dataprocessing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is span for reducing the area in the CSLA. This work uses a simple and efficient gate-level modification to drastically reduce the area and power of the CSLA. Based on this modification 8, 16, 32, 64 and 128-bit square-root CSLA (SQRT CSLA) architectures have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area as compared with the regular SQRT CSLA. This work estimates the performance of the proposed designs in terms of delay, area are implemented in Xilinx ISE.
Authors and Affiliations
T. Ratna Mala, R Vinay Kumar, T Chandra Kala
An Overview: Peak To Power Average Ratio reduction by Discrete Cosine Transform Selective Mapping
The OFDM is employed in many systems. The main the drawback of the OFDM systems is the high Peak to Power Average Ratio [PAPR].This paper deals with the basic idea of PAPR .The paper also describe in brief the differ...
An Improved Performance of MANET using AODV Protocol for Black Hole Detection
Routing attacks have been identified for single path routing in wireless ad hoc networks. The effects of routing attacks on multipath routing have not been addressed so far. In this paper, an approach have been propo...
Network illustration Re-Ranking Using Uncertainty aspect Semantic Signatures
Picture re-positioning, as a viable approach to enhance the aftereffects of online picture inquiry has been embraced by ebb and flow business look engines.a question magic word, a pool of pictures are initially recov...
Load frequency control in Microgrid
The objective of this paper is to design a Load Frequency Control (LFC) mechanism using a Battery Storage System (BSS) and Diesel Generation (DG) units for an isolated microgrid system. Load frequency control is impo...
A Scheme for Authentication with Multiple Levels of Anonymity in Vehicular Communication
Vehicular ad hoc networks (VANETs) have become the area of keen interest for many researchers over the last few years. As vanet have potential technology to enhance active and preventive safety on the road, as well a...