Design and Verification of Area Efficient High-Speed Carry Select Adder
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2012, Vol 1, Issue 6
Abstract
Design of area efficient and high-speed data path logic systems forms the largest areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to transmit a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in many dataprocessing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is span for reducing the area in the CSLA. This work uses a simple and efficient gate-level modification to drastically reduce the area and power of the CSLA. Based on this modification 8, 16, 32, 64 and 128-bit square-root CSLA (SQRT CSLA) architectures have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area as compared with the regular SQRT CSLA. This work estimates the performance of the proposed designs in terms of delay, area are implemented in Xilinx ISE.
Authors and Affiliations
T. Ratna Mala, R Vinay Kumar, T Chandra Kala
A Novel Technique for Creative Problem-Solving by using Q-learning and Association algorithm
for a single problem there are multiple solutions or multiple ideas from different users. Means every one gave an idea (solution) for solving the given problem if we distribute that particular problem to the different...
Survey on Encryption and Data Hiding for Secure Data Transmission
There are many possible ways to transmit data to destination. However one of the main issues with sending data over the internet is its security. In which the confidential data can be stolen or hacked in many ways. S...
High Speed Design of an Information Lossless 8 Bit Carry Select Adder using CNT FET
Basic reasons for research on reversible logic are the power consumption and heat dissipation. Existing systems have designed carry select added using TSG gate, for four bit addition. In the proposed system an enhan...
Improved Secure Authentication By Using Image compare and Captcha
The concept of CaRP (Captcha as Graphical Passwords) is easy but generic. CaRP can have manifold instantiations. In presumption, any Captcha plan relying on multiple-object categorization can be rehabilitated to a Ca...
Elimination Of Repeated Data Copies With Enhanced Security In Hcloud
Intending at economically solving the trouble of deduplication with discrepancy privileges in cloud computing we regard as a hybrid cloud structural design consisting of a public cloud and a private cloud. Dissimilar...