Design and Verification of Area Efficient High-Speed Carry Select Adder

Abstract

Design of area efficient and high-speed data path logic systems forms the largest areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to transmit a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in many dataprocessing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is span for reducing the area in the CSLA. This work uses a simple and efficient gate-level modification to drastically reduce the area and power of the CSLA. Based on this modification 8, 16, 32, 64 and 128-bit square-root CSLA (SQRT CSLA) architectures have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area as compared with the regular SQRT CSLA. This work estimates the performance of the proposed designs in terms of delay, area are implemented in Xilinx ISE.

Authors and Affiliations

T. Ratna Mala, R Vinay Kumar, T Chandra Kala

Keywords

Related Articles

Cloud Removal from Satellite using Cloning Method

Cloud removal approach based on information cloning is introduced. In this methodology it evacuates all cloud sullied segments of a satellite picture and it is then recreates the data which contains taking so as to miss...

Digital Video Frame Rate Up-Conversion Based on Modified Block Matching Technique

This paper presents a novel digital video frame rate up-conversion technique based on modified block matching algorithm. The primary target is to achieve an observable improvement in the test video playback quality (in...

Secure Data Aggregation In Wireless Networks

Security threat is originated by node capture attacks in hierarchical data aggregation where a hacker achieves full control over a sensor node through direct physical access in wireless sensor networks. It makes a hig...

Performance analysis of an Adaptive Relay Selection protocol for energy constrained networks

Relay selection is crucial in improving the performance of wireless cooperative networks. Most of current works related to relay selection algorithms in cooperative communications use the Channel State Information (C...

Data Possession Of Multiple Replicas Across The Distributed Storage System By Third Party Auditor

Cloud computing has four models as Public cloud through which the service is obtainable to all public use. Private cloud through which service is accessible to private enterprise or organization. Community Cloud perm...

Download PDF file
  • EP ID EP27493
  • DOI -
  • Views 340
  • Downloads 6

How To Cite

T. Ratna Mala, R Vinay Kumar, T Chandra Kala (2012). Design and Verification of Area Efficient High-Speed Carry Select Adder. International Journal of Research in Computer and Communication Technology, 1(6), -. https://europub.co.uk/articles/-A-27493