Design and Verification of Area Efficient High-Speed Carry Select Adder

Abstract

Design of area efficient and high-speed data path logic systems forms the largest areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to transmit a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in many dataprocessing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is span for reducing the area in the CSLA. This work uses a simple and efficient gate-level modification to drastically reduce the area and power of the CSLA. Based on this modification 8, 16, 32, 64 and 128-bit square-root CSLA (SQRT CSLA) architectures have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area as compared with the regular SQRT CSLA. This work estimates the performance of the proposed designs in terms of delay, area are implemented in Xilinx ISE.

Authors and Affiliations

T. Ratna Mala, R Vinay Kumar, T Chandra Kala

Keywords

Related Articles

ARM9 Based Real Time Embedded Network Video Capture And SMS Alerting system

In This paper, Network video capture system using friendly ARM9 board support package (BSP) S3C2440 is presented. This application system captures video, shares among networked systems and also alerts the controlling...

An Approach to Percolate Surplus Information Significances from OSN User Walls

As of Recent Years, Online Social Networks have transformed into a vital bit of step by step life for a few. One crucial issue in today user wall(s) is to give users the ability to control the messages posted in solitud...

Performance Analysis of Improved ODMRP with Motion Detection (IOMD) in Mobile Ad Hoc Network

Multicast transmission is a more effective mechanism when more effective mechanism to unicasts for group communication based applications and of due importance to future network development. Multicasting in ad hoc ne...

Survey on Suspicious URL Detection Schemes in Twitter Stream

Twitter is a micro-blogging and online social networking service that enables its users to send and read "tweets”. Tweets are text messages limited to 140 characters. Twitter is prone to a lot of malicious tweets whi...

Real Time Digital Signal Processing Based On Optical OFDM

The adaptability provided for Eventually Tom's perusing OFDM may be connected as transfer speed granularity to the clients. Done such an approach that every about them will make guaranteed An certain level for servic...

Download PDF file
  • EP ID EP27493
  • DOI -
  • Views 332
  • Downloads 6

How To Cite

T. Ratna Mala, R Vinay Kumar, T Chandra Kala (2012). Design and Verification of Area Efficient High-Speed Carry Select Adder. International Journal of Research in Computer and Communication Technology, 1(6), -. https://europub.co.uk/articles/-A-27493