Design and Verification of Area Efficient High-Speed Carry Select Adder
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2012, Vol 1, Issue 6
Abstract
Design of area efficient and high-speed data path logic systems forms the largest areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to transmit a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in many dataprocessing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is span for reducing the area in the CSLA. This work uses a simple and efficient gate-level modification to drastically reduce the area and power of the CSLA. Based on this modification 8, 16, 32, 64 and 128-bit square-root CSLA (SQRT CSLA) architectures have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area as compared with the regular SQRT CSLA. This work estimates the performance of the proposed designs in terms of delay, area are implemented in Xilinx ISE.
Authors and Affiliations
T. Ratna Mala, R Vinay Kumar, T Chandra Kala
Keywords
Related Articles
- EP ID EP27493
- DOI -
- Views 355
- Downloads 6
INFORMATION RETRIEVAL FOR IMAGE MINING
Many areas of commerce, government, academia, and hospitals create large collections of digital images. Through digitization of data and developments in technology it is very easy to acquire and store large quantitie...
K-Medoid Clustering Shows Negative Impact In Missing Data Imputation
Missing Data Imputation imputes the missing values from the known values. Rather than imputing from the whole dataset, imputation techniques are applied in the clusters generated by using clustering algorithm. In this...
Design of a System Providing Customizable Content-Based Message filtering for OSN’s
For communication and sharing information, Online Social Networks (OSN’s) are being used by everyone is to give users the capability to organize the messages posted on their own private space to keep away from thesur...
PIXEL WISE CLASSIFICATION MODELLINGTO DETECT AND TRACK MOVING VEHICLES
This paper presents an automatic vehicle detection system for aerial surveillance. In this system, we escape from the stereotype and existing frameworks of vehicle detection in aerial surveillance, which are either re...
Efficient Current Mode Multipliers in Signal Processing
This paper explains about the operation of the current mode multiplier circuits in signal processing. The multiplier/divider presents the advantage of very small linearity errors that can be obtained as a result of t...