Design of CMOS Frequency Multiplier in 180nm Technology
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2017, Vol 5, Issue 6
Abstract
CMOS Frequency multipliers are key blocks in new developing applications at microwaves and mm-waves. Frequency multiplication is carried out in Radio Frequency or Microwave equipment to achieve high stability and low noise signals. Frequency multiplier circuits are utilized as a part of an extensive variety of applications in communication systems. In this paper, we have presented a method for designing a Digital Phase Locked Loop (DPLL) based Frequency Multiplier using Cadence Virtuoso 180nm CMOS Technology. The proposed circuit utilizes phase locked loop architecture to play out the frequency multiplication and is executed totally on-chip. Focal points of this topology incorporate excellent fundamental suppression, compact layout, and low power dissipation. The proposed design operates at the 3V power supply and provides less power dissipation of 1.46mW.
Authors and Affiliations
Anjali Sharma, Rekha Yadav
Retrofication of Mechanical Speed Governor with Electronic Speed Governor for Heavy Duty Diesel Engines
The engine speed controller used in heavy duty/off road conventional diesel engine by the adaption of mechanical/electronic governor. In order to control engine speed, the governor controls the amount of fuel using fuel...
Reduction of FWM in the optical system to improve the performance of optical communication by using DPSK modulation
In this paper an analysis of the performance limitation of SMF due to FWM effect is discussed. With the help of optsim simulation software a DCF has been employed with proper length and variation in dispersion and in co...
Testing and Code Coverage of Fiber Channel Based Transceiver for Avionic Applications
In present era of communication there is an urge for high speed data access along with high quality multimedia transmission of audio, video and data which has seen a drastic increment in computer network bandwidth capac...
Design A Power Efficient Compressor Using Adders
This paper explore the design of different types of Adder and see the comparison between the result with previous work already done. By using Full Adder cell we design the Compressor circuit for the various application...
A Review Paper on PSO and GA Based Optimization for Vehicle Routing Problem
The vehicle routing problem is basically originated from the truck dispatching problem. The VRP is used to design optimal set of routes to serve a given number of customers with a fleet of vehicles. The VRP plays an imp...