Design of CMOS Frequency Multiplier in 180nm Technology
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2017, Vol 5, Issue 6
Abstract
CMOS Frequency multipliers are key blocks in new developing applications at microwaves and mm-waves. Frequency multiplication is carried out in Radio Frequency or Microwave equipment to achieve high stability and low noise signals. Frequency multiplier circuits are utilized as a part of an extensive variety of applications in communication systems. In this paper, we have presented a method for designing a Digital Phase Locked Loop (DPLL) based Frequency Multiplier using Cadence Virtuoso 180nm CMOS Technology. The proposed circuit utilizes phase locked loop architecture to play out the frequency multiplication and is executed totally on-chip. Focal points of this topology incorporate excellent fundamental suppression, compact layout, and low power dissipation. The proposed design operates at the 3V power supply and provides less power dissipation of 1.46mW.
Authors and Affiliations
Anjali Sharma, Rekha Yadav
Keywords
Related Articles
- EP ID EP24452
- DOI -
- Views 275
- Downloads 8
Li-Fi Based A New Home Automation System
This paper presents a design and system implementation of new home automation system that uses Li-Fi technology as a network infrastructure. The proposed system consists of two main components; the first part is the web...
Performance Analysis of TCSC placement problem solving
In recent years, power demand has accrued day by day whereas the growth of power generation and transmission has been restricted because of restricted resources and environmental restrictions. Flexible AC Transmission S...
Performance Comparison of Cryptanalysis Techniques over DES
The primary requirement of a good encryption technique is that it is either impossible or difficult to deduce the plaintext out of a ciphertext without the knowledge of key. Cryptanalysis is the technique that violates...
Design Techniques For Low Power Implicit Pulse Triggered Circuits
In Integrated circuits, the portion of the on chip power is covered by clock distribution network, flip-flops and latches. Flip flops and latches absorb large amount of power due to redundant transitions and clocking sy...
A Rate Allocation Algorithm in Uplink SC-FDMA Systems for Enhancing Network Throughput
For a cellular system where mobile terminals transmit in the uplink to base stations (BSs) using single carrier- frequency division multiple access (SC-FDMA), we consider mul- ticell processing among BSs. Received signa...