DESIGN OF LOW POWER VCO ENABLED QUANTIZER IN CONTINUOUS TIME SIGMA DELTA ADC FOR SIGNAL PROCESSING APPLICATION
Journal Title: ICTACT Journal on Microelectronics - Year 2016, Vol 2, Issue 1
Abstract
An accurate design of low power Voltage Controlled Oscillator (VCO) enabled quantizer in Continuous Time Sigma Delta ADC in 180nm CMOS technology using Tanner EDA tools is done. The proposed architecture consists of the loop filter, VCO quantizer and the DAC in the feedback side of model. The Operational Amplifier (OPAMP) used in design of loop filters offers 40dB gain, 70 degree phase margin and unity gain bandwidth of 79.06MHz. Even order harmonics of VCO are reduced by VCO quantizer loop structures. The Higher order loop filter is designed using an active Resistance and Capacitive based integrators and VCO quantizer is implemented using 15 multiple stage ring oscillator and register of DFF which provides an added advantage of low phase noise with frequency of 100 KHz rang. Remarkable power dissipation of overall circuit is 3.8 mW
Authors and Affiliations
Anikta Khurana, Anil Kumar Sahu
Keywords
Related Articles
- EP ID EP198224
- DOI 10.21917/ijme.2016.0033
- Views 137
- Downloads 0
NETWORK IMPLEMENTATION OF PHOTONIC CRYSTAL CIRCULAR SPLIT RING RESONATOR BASED ADF
Photonic Crystal based optical devices have attained a widespread attention for ultra-fast communications and Photonic Integrated Circuits. In this paper, Two Dimensional Photonic Crystal Circular Split Ring Resonator (P...
PATTERN AND POSITION DEPENDENT GATE LEAKAGE AND REDUCTION TECHNIQUE
The leakage power has become a vital downside in modern VLSI technology, with the advent in the area of high performance chips and portable electronics. Thus it is necessarily to invest more time and effort in designing...
DESIGN AND IMPLEMENTATION OF LOW-NOISE AMPLIFIER FOR ULTRA-WIDEBAND RECEIVER IN 180nm CMOS TECHNOLOGY
This paper presents an ultra-wideband (UWB) low noise amplifier (LNA) using two stage cascading topology to obtain high gain. Inductive degeneration and peaking inductor techniques are used to obtain wideband matching an...
SIMULATED ANNEALING ALGORITHM FOR MODERN VLSI FLOORPLANNING PROBLEM
In floorplanning, our aim is to determine the relative locations of the blocks in the chip and the objective is to minimize the floorplan area, wirelength. Generally, there are so many strategies in VLSI floorplanning li...
A NOVEL FINFET BASED APPROACH FOR THE REALIZATION OF TERNARY GATES
The Scaling of conventional Complementary Metal Oxide Semiconductors (CMOSs) has been facing problems such as short channel effect due to hot electron effect and leakage power. Fin Field Effect Transistor (FinFET) is con...