Design of Power Efficient and High Speed Carry Select Look Ahead Adder Using SP-D3l Logic

Abstract

Minimizing area and power is the most challenging task in modern VLSI design. Adders are the most extensively used components in many integrated circuits; the design of power efficient high-speed data path logic systems forms the largest areas of research in VLSI system design. This paper presents a new vibrant logic named sp-D3L that conquers the speed limitations of D3L. Power consumption is considerably reduced by using the sp-D3L logic. Carry Select Look Ahead Adder is one of the fastest adders used in many data-processing circuits to perform fast arithmetic and logical functions. The simulation results show that there is reduction in the area and power consumption by using the sp-D3L logic.

Authors and Affiliations

K. Priyameenakshi| Assistant Professor, ECE Centre for Advanced research, Muthayammal Engg College Namakkal, India, K. Bashkaran| Assistant Professor, ECE Centre for Advanced research, Muthayammal Engg College Namakkal, India

Keywords

Related Articles

Advanced File Sharing in Peer to Peer Systems

File Sharing in Peer-to-Peer Networks are a tedious process. For a particular peer to access the files owned by other peer it has to recognize the details of the desired file. Whenever a peer requires a file, it trans...

Impact of Corporate Governance on Firm Performance

Now corporate governance issues have received wide attention of researchers for more than three decades due to the increasing economic crisis around the world. This research study consider the impact of corporate gove...

Applications of Artificial Neural Networks in Friction Stir Welding: A Review

This paper gives a review on the applications of artificial neural network in friction stir welding. Friction stir welding is a fairly new solid state joining process and has found numerous applications including in a...

EMD Techniques of Image Steganography

Exploiting Modification Direction (EMD) is a technique to hide secret data into digital images. This paper reviews different EMD techniques to hide the confidential data. The main idea of EMD is to embed secret data i...

Design and Implementation of Fast- Lifting Based Wavelet Transform for Image Compression

The digital data can be compressed and retrieved using Discrete Wavelet Transform (DWT) and Inverse Discrete wavelet Transform (IDWT). The medical images need to be compressed and retrieved without loosing of informa...

Download PDF file
  • EP ID EP8493
  • DOI -
  • Views 401
  • Downloads 24

How To Cite

K. Priyameenakshi, K. Bashkaran (2013). Design of Power Efficient and High Speed Carry Select Look Ahead Adder Using SP-D3l Logic. The International Journal of Technological Exploration and Learning, 2(5), 210-212. https://europub.co.uk/articles/-A-8493