Design of Power Efficient and High Speed Carry Select Look Ahead Adder Using SP-D3l Logic

Abstract

Minimizing area and power is the most challenging task in modern VLSI design. Adders are the most extensively used components in many integrated circuits; the design of power efficient high-speed data path logic systems forms the largest areas of research in VLSI system design. This paper presents a new vibrant logic named sp-D3L that conquers the speed limitations of D3L. Power consumption is considerably reduced by using the sp-D3L logic. Carry Select Look Ahead Adder is one of the fastest adders used in many data-processing circuits to perform fast arithmetic and logical functions. The simulation results show that there is reduction in the area and power consumption by using the sp-D3L logic.

Authors and Affiliations

K. Priyameenakshi| Assistant Professor, ECE Centre for Advanced research, Muthayammal Engg College Namakkal, India, K. Bashkaran| Assistant Professor, ECE Centre for Advanced research, Muthayammal Engg College Namakkal, India

Keywords

Related Articles

Mining Frequent Pattern on the basis of First Come First Serve Technique

In data mining, association rule learning is a popular and well researched method for discovering interesting relations between variables in large databases. It is intended to identify strong rules discovered in datab...

An Efficient FPGA Implementation of Binary Coded Decimal Digit Adders and Multipliers

Decimal arithmetic has gained high impact on the overall performance of today’s financial and commercial applications. Decimal arithmetic is pervasive in human-oriented applications but has a limited use in numerica...

Circularly Polarized Coaxial Feed Microstrip Patch Antenna

this paper presents a novel compact, single feed, rectangular circularly polarized, Micro strip antenna for RADAR communication, point to point and multipoint wireless communication. The proposed antenna fed by 50Ω...

Wireless Power Transfer in 3D Space

The main objective of this project is to develop a system of wireless power transfer in 3D space. This concept based on low frequency to high frequency conversion. High frequency power is transmit between air-core and...

An Overview and Analysis of Private and Public Key DNA Cryptography

with the growth of technological advancements, the threats dealt by a user grow exponentially. Hence security has become a critical issue in data storage and transmission. As traditional cryptographic systems are now...

Download PDF file
  • EP ID EP8493
  • DOI -
  • Views 392
  • Downloads 24

How To Cite

K. Priyameenakshi, K. Bashkaran (2013). Design of Power Efficient and High Speed Carry Select Look Ahead Adder Using SP-D3l Logic. The International Journal of Technological Exploration and Learning, 2(5), 210-212. https://europub.co.uk/articles/-A-8493