Digitally Programmable Floating Impedance Multiplier using DVCC
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2013, Vol 3, Issue 1
Abstract
A novel digitally programmable floating impedance multiplier is presented. It is realized using differential voltage current conveyor and a digital control module. Digitally programmable floating impedance multipliers can provide digital control to floating impedance functions such as, resistor, capacitor, inductor without quantizing the signal. The technique used is simple, versatile as well as compatible for microminiaturization in contemporary IC technologies. The simulation results on digitally programmable floating impedance multiplier verify the theory.
Authors and Affiliations
N. Afzal| Department of Electronics and Communication Engineering, Jamia Millia Islamia, New Delhi, India, Iqbal A. Khan| Department of Electrical Engineering, Faculty of Engineering & Islamic Architecture, Umm Al Qura University, Makka Al Mukarrama, Saudia Arabia
Keywords
Related Articles
- EP ID EP8336
- DOI -
- Views 413
- Downloads 27
Image Enhancement for Visual Impairments
Image Enhancement techniques which improve the quality (clarity) of images for human viewing, removing blurring and noise, increasing contrast, and revealing. This enhancer accommodates most of the image enhancement t...
Calculation for Transmittivity of One-Dimensional Photonic Crystal: A Comprehensive Review
In this paper, a comprehensive review work is carried out on numerical analysis for transmittivity of onedimensional due to its immense applicability in photonic integrated circuit. Detailed literature survey is made f...
An Approach for User Account Customization Using Dynamic Baysian Network
The software personalization is highly demanding in the current scenario that’s why the software giants are being very sensitive toward user’s requirements to customize and deploy the product according to user’s mood...
Automatic Speed Breaker on Time Demand Using Embedded Systems
The concept of this research work is to have an automatic speed breaker on time demand according to the requirements. Means when there is no need of the speed breaker on the road, it disappears from the road and the road...
Design and Implementation of 64-Bit Execute Stage for VLIW Processor Architecture on FPGA
FPGA implementation of 64-bit execute unit for VLIW processor, and improve power representation have been done in this paper. VHDL is used to modelled this architecture. VLIW stands for Very Long Instruction Word. This P...