Efficient Computerized-Tomography Reconstruction Using Low-Cost FPGA-DSP Chip
Journal Title: Elektronika - Year 2017, Vol 21, Issue 1
Abstract
In this paper, filtered back-projection algorithm is optimally implemented using low-cost Spartan 3A-DSP 3400 chip. The optimization enables parallel implementation. The combination of the pixel parallelism and projection parallelism is presented to significantly reduce the total reconstruction time to produce the image. The applied data is presented in fixed point format to achieve efficient implementation with maximum speed. The selection of data bus-width is optimized with very little error and good visual quality required for medical images. Before implementation, the computer tomography (CT) reconstruction simulator is developed to provide a testing reference for the hardware implementation. Using the combination of the pixel parallelism and projection parallelism, the presented hardware design achieves image reconstruction of a 512-by-512 pixel image from 1024 projections in 134.8 ms using 50 MHz clock cycles. It achieves the reduction of the required number of clock cycles to form an image from projections by 60 % comparing to the state of the art of the reconstruction time using field programmable gate array (FPGA) design.
Authors and Affiliations
Bassam A. Abo-Elftooh, Mohamed H. El-Mahlawy, Mahmoud E. A. Gadallah
Keywords
Related Articles
- EP ID EP360860
- DOI 10.7251/ELS1721012A
- Views 87
- Downloads 0
Integrated Cost-Benefit Assessment of Customer-Driven Distributed Generation
Distributed generation (DG) has the potential to bring respectable benefits to electricity customers, distribution utilities and community in general. Among the customer benefits, the most important are the electricity b...
Energy Efficient Multi-Core Processing
This paper evaluates the present state of the art of energy-efficient embedded processor design techniques and demonstrates, how small, variable-architecture embedded processors may exploit a run-time minimal architectur...
Statistical Analysis of Multiple Access Interference in Chaotic Spreading Sequence Based DS-CDMA Systems
This paper presents a statistical analysis of multiple access interference (MAI) in Direct Sequence Code Division Multiple Access (DS-CDMA) communication systems based on different types of chaotic spreading sequences. T...
Strained Silicon Layer in CMOS Technology
Semiconductor industry is currently facing with the fact that conventional submicron CMOS technology is approaching the end of their capabilities, at least when it comes to scaling the dimensions of the components. There...
Challenges and Opportunities in Applying Semantics to Improve Access Control in the Field of Internet of Things
The increased number of IoT devices results in continuously generated massive amounts of raw data. Parts of this data are private and highly sensitive as they reflect owner’s behavior, obligations, habits, and preference...