Experimental Study on Concrete Containing Cement Kiln Dust
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2017, Vol 5, Issue 2
Abstract
India is a country which uses tonnes of cement due to production of concrete and it generally emits carbon di-oxide on hydration as the process is exothermic in nature. Cement kiln dust is a waste material obtained from the manufacturing of cement and it has similar fineness as of cement and reduces the heat of hydration. In this project, a detailed experimental study is carried on various compositions of Cement Kiln dust. Concrete specimens were prepared with 5%, 10%, 15% and 20% CKD as a replacement of cement weight, The most important mechanical property of concrete is compressive strength and it is evaluated on 150X150X150 mm cubes by The compressive strength is obtained for 28 day strength and results are analyses.
Authors and Affiliations
Aayush Choure, Dr. Rajeev Chandak
Keywords
Related Articles
- EP ID EP23100
- DOI 10.22214/ijraset.2017.2011
- Views 256
- Downloads 6
slugInvestigate the Performance of Mobile Ad Hoc Routing Protocols under Mobility Model Using OPNET
A Mobile Ad - Hoc networks (MANETs) is collection of autonomous wireless nodes that are arbitrarily located which move dynamically by changing its network connectivity without the use of any...
Hybrid VD-CPABE with Secure Outsourcing
In this, for achieving access control to keep the data confidential, the data owner could adopt the Attribute Based Encryption(ABE) to encrypt stored data. In this during delegation the server could tamper or replace th...
Assessment of Groundwater potential zone using remote sensing and GIS in Varahanadhi watershed, Tamilnadu, India
Groundwater is an important natural resource for its use in domestic, agriculture, and industries purposes. There has been a tremendous increase in the demand for groundwater due to increase in population, advanced irri...
FPGA Implementation of 64-bit fast multiplier using barrel shifter
In this paper we have described the implementation of a 64-bit Vedic multiplier which is enhanced in terms of propagation delay when it is compared with conventional multiplier like modified booth multiplier, Wallace tr...
Comparison of Power and Delay in Different Types of Full Adder Circuit
In this review paper 1-bit CMOS full adder cells are studied using standard static CMOS logic style. The comparison is carried out using several parameters like number of transistors, delay, power consumption and power...