FPGA Implementation of LMS and NLMS adaptive filters for acoustic echo cancellation
Journal Title: Acta Technica Napocensis- Electronica-Telecomunicatii (Electronics and Telecommunications) - Year 2011, Vol 52, Issue 4
Abstract
The paper proposes a register transfer level (RTL) description of two well-known adaptive algorithms used in acoustic echo cancellation: the Least Mean Square (LMS) and Normalized Least Mean Square (NLMS). The RTL descriptions of both algorithms are based on their finite state machine (FSM) diagrams and were created in the popular VHDL language. ModelSim simulation results altogether whit plots obtained in Matlab prove the good behavior. As it was expected, the performance of the NLMS algorithm is superior, compared to the LMS algorithm, in term of Mean Square Error (MSE).
Authors and Affiliations
Irina MURESAN, Ioana HOMANA, Marina TOPA, Cristian CONTAN
Combustion Sound Analysis to Control the Burning Quality
The quality of the burning process may be investigated by using different means, such as visual inspection, employing electro- chemical transducers or analyzing the sound generated by the burning process. This paper reve...
Nonlinear System Identification Using Adaptive Volterra Filters for Echo Cancelling
Adaptive nonlinear filtering plays an important role in audio signal processing and echo control. In this contribution a nonlinear system identification method is proposed. The setup is built using adaptive Volterra filt...
Retrieving Call Detail Records from Asterisk using SNMP
Several SNMP agents could be integrated by IETF’s AgentX protocol which separates the communication with SNMP manager in two parts: AgentX between sub-agents and master agent, and SNMP between master agent and manager. T...
Image Enhancement Using a New Shock Filter Formalism
We present a new approach based on Partial Differential Equations (PDEs) and shock filter theory for deblurring 2D Gaussian blurred images. The inherent problems of stability posed by the reverse heat equation and the di...
An efficient approach to minimize power and area in carry select adder using binary to excess one converter
Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area a...