Hardware Strategies for Image Processing in an FPGA Based Microarray Image Processing SoC
Journal Title: Acta Technica Napocensis- Electronica-Telecomunicatii (Electronics and Telecommunications) - Year 2009, Vol 50, Issue 2
Abstract
The present paper describes a System on a Chip for microarray image processing together with the steps of a microarray experiment integrated in the proposed system. The system’s reduced size and the hardware algorithms proved to overcome the disadvantages of the existing software for microarray image processing. FPGA technology was chosen for the implementation due to its parallel computation capabilities and to the ease of reconfiguration. Hardware strategies for implementing image processing techniques are presented, together with a hardware implementation for edge detection of microarray spots using distributed memory and spatial computation.
Authors and Affiliations
Bogdan BELEAN, Monica BORDA, Albert FAZAKAS
Keywords
Related Articles
- EP ID EP91598
- DOI -
- Views 96
- Downloads 0
Simplification Of A Link Performance Prediction Method Based On Mutual Information
In this paper, we propose a method to predict the block error rate performance of the wireless links in OFDM communication systems. Our approach relies on a performance prediction methodology that uses the mean mutual in...
A Medical Image Fusion Method For WEB Distributed Applications
Medical images acquired with different medical modalities contain important diagnostic information. The combination of complementary data from these images can lead to more important information for diagnosis process. T...
Fiber Segmentation in Composite Materials Using Marked Point Processes
This paper presents a new method dedicated to unsupervised 2D segmentation of fibers in a section of composite carbon-fiber materials. The framework relies on a marked point process algorithm. We shall create random elli...
A Functional Model for A Standalone Fingerprint Recognition System
Abstract: The paper describes a functional model for a standalone fingerprint recognition system, representing a minimum implementation to demonstrate the functionality of such system. For simplicity, the model uses only...
An Adaptive Digital Compensation Design for Buck Converter Topology
: This paper presents a digital type III compensator that needs no calculation made by a designer. First an analog type III compensator is designed for a buck converter and based on it the digital model is obtained. Both...