http://www.ijrcct.org/index.php/ojs/article/download/1385/pdf
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2016, Vol 5, Issue 5
Abstract
A performance efficient asynchronous parallel Self Timed Adder(PASTA) is presented in this paper. This adder achieves better performance even without any speedup circuitry/lookahed schem/carry skip unit. Skew problem are solved by Self-timing. The operation is done parallely for the bits that donot require carry chain propagation, this decreases the total delay. Recursive formula is used to perform multibit addition. The halfadders in the design makes it area efficient with minimal interconnection. The absence of clock generation and distribution units also results in less power dissipation. Clockless chips offer power efficiency, robustness and reliability. Digital simulation was done in Xilinx ISE 14.7 and implemented in Sparten 3E FPGA. Analog simulation was done in Tanner tool. An ALU was designed and synthesized using existing adder and proposed adder to show the superiority of the proposed approach.
Authors and Affiliations
Swathi V S, Sheelu Susan Mathews
Keywords
Related Articles
- EP ID EP28425
- DOI -
- Views 331
- Downloads 6
Technical Survey of Heart of Propagation Models: A Spectrum Analysis
In this paper, we exhibit a sneak peak of dynamic spectrum access approaches. Different methodologies foreseen for dynamic spectrum access a r e expansively characterized under three models: selective model, impartin...
A Dispersed Mobile Q&A Coordination Rooted In Set of Connections
Social internet searchers like Google, Bing answer truthful inquiries yet the late research endeavours have been centred around the social based question and answer (Q&A) framework which determines non-accurate quest...
Biometric Security Techniques For IRIS Recognition System
Iris recognition is an automated method of biometric identification that uses mathematical patternrecognition techniques on video images of the irides of an individual's eyes, whose complex random patterns are unique...
Design and Implementation of FPGA Radix-4 Booth Multiplication Algorithm
Fast multipliers are essential parts of digital signal processing systems.The system performance is based on the performance of multiplier used in the system, because it is the slowest component among all components...
Delay reduction for testing using LPFRSE
Tracing the memory with a BIST approach is phenomenal, but verifying each bit in the memory and tracing the result is a high time consuming, high power utilizing and area constrained process. Here we are approaching...