Implementation of NoC on FPGA with Area and Power Optimization

Abstract

On-chip bus-based communication has many shortcomings to it, including resource sharing, delay, latency and cost (power and area). Network on Chip (NoC) is an innovation that is planned to eliminate the shortcomings to buses such as compact systems, size, speed, power and area. The goal of working was to design a usable and researchable general-purpose 2x2 mesh NoC architecture, which is not application specific, and have optimized area and power. Desired NoC was coded and deployed on FPGA Spartan-3 kit in a generic mode, with the efficient area and power utilization than traditional deployments.

Authors and Affiliations

Momil Ijaz, Huma Urooj, Muhammad Athar Javed Sethi

Keywords

Related Articles

An Introduction to the Book Titled “Formal and Practical Aspects of Autonomic Computing and Networking: Specification, Development and Verification”

Dr. Phan Cong Vinh, Nguyen Tat Thanh University in Vietnam, introduces the book titled “Formal and Practical Aspects of Autonomic Computing and Networking: Specification, Development and Verification” edited by hi...

Towards a Context-Aware Framework for Improving Collaboration of Users in Groupware Systems

A Context-Aware Groupware System (CAGS) enables the members of a team to communicate, cooperate and coordinate their activities to achieve a common goal, by providing them tools that are aware of their current execution...

FoCAS Project's Interview with Dr. Phan Cong Vinh, ICCASA 2013 General Chair

Dr. Phan Cong Vinh, Nguyen Tat Thanh University in Vietnam, General Chair of the 2nd International Conference on Context-Aware Systems and Applications (ICCASA 2013) shares with Prof. Giacomo Cabri, a FoCAS project's...

Mobility Patterns Mining Algorithms with Fast Speed

In recent years, mobile networks and its applications are developing rapidly. Therefore, the issue to ensure quality of service (QoS) is a key issue for the service providers. The movement prediction of Mobile Users (MUs...

8th EAI International Conference on Context-Aware Systems and Applications (ICCASA 2019) AND 5th EAI International Conference on Nature of Computation and Communication (ICTCC 2019)

The ICCASA and ICTCC 2019 conferences sponsored by EAI, Tien Giang University (TGU) and Nguyen Tat Thanh University (NTTU) are place for highly original ideas about how context-awareness and nature are going to shape net...

Download PDF file
  • EP ID EP45816
  • DOI http://dx.doi.org/10.4108/eai.23-5-2019.158953
  • Views 277
  • Downloads 0

How To Cite

Momil Ijaz, Huma Urooj, Muhammad Athar Javed Sethi (2019). Implementation of NoC on FPGA with Area and Power Optimization. EAI Endorsed Transactions on Context-aware Systems and Applications, 6(16), -. https://europub.co.uk/articles/-A-45816