Low Power Single Phase Clock Multiband Flexible Divider Using Low Power Techniques

Abstract

In this paper, a low-power single-phase clock multiband flexible divider for Bluetooth, Zigbee, and IEEE 802.15.4 and 802.11 a/b/g WLAN frequency synthesizers is proposed based on pulse-swallow topology and is implemented using a 0.18µm CMOS technology. The multiband divider consists of a proposed wideband multimodulus 32/33/47/48 prescaler and an improved bitcell for swallow(S) counter and operates in 2.4 to 5 GHz resolution selectable from 1 to 25 MHz. However, the designers do have a few methods which they can use to reduce this static power consumption. But all of these methods have some drawbacks. In order to achieve lower static power consumption, one has to sacrifice design area and circuit performance. In this paper, we propose a new method to reduce static power in the CMOS VLSI circuit using Low power Techniques like Sleep Transistor Approach and Dual Stack Sleepy P and Sleepy N.

Authors and Affiliations

Kishore Kumar Yelikipati| Kishore Kumar Yelikipati Electronics and Communication Engineering, Sasi Institute of Technology, Tadepalligudem, India, G Leenendra Chowdary| Assistant Professor, Department of Electronics and Communication Engineering, Sasi Institute of Technology, Tadepalligudem, India, C R S Hanuman| Associate Professor, Department of Electronics and Communication Engineering, Sasi Institute of Technology, Tadepalligudem, India

Keywords

Related Articles

Fingerprint and Speech Fusion: A Multimodal Biometric System

Information security and authentication of person have become an important factor in security systems. Personal Identification Numbers or passwords and key devices such as smart cards are not reliable and accurate te...

A Novel Low Power Topology in Reversed Nested Miller Compensation Using Triple-Active Capacitance

A novel three-stage amplifier topology for low voltage , low power and large capacitive load applications is proposed . This scheme is called the tripple-active capacitance and resistance in reversed nested Miller compen...

Construction of Rectangular Window Linear Time Verient Filter for Noise Concellation Using FRFT

The Direct sequence spread spectrum concepts are important for achieving better performance of communication systems. The suppression of interference noise present in the spread spectrum communication systems is essentia...

A 1.8V and 2GHz Inductively Degenerated CMOS Low Noise Amplifier

This paper presents the design and simulation of Low Noise Amplifier (LNA) in a 0.18?m CMOS technology. The LNA function is to amplify extremely low noise amplifier without adding noise and preserving required signal to...

Dynamic Binding to Web Services Pre-Cached on a LAN

Web services are being increasingly exploited in software development. Their advantages, for example, platform independence, would be enhanced if they could be bound to dynamically at run time. However, existing methods...

Download PDF file
  • EP ID EP8388
  • DOI -
  • Views 379
  • Downloads 26

How To Cite

Kishore Kumar Yelikipati, G Leenendra Chowdary, C R S Hanuman (2014). Low Power Single Phase Clock Multiband Flexible Divider Using Low Power Techniques. International Journal of Electronics Communication and Computer Technology, 4(2), 585-591. https://europub.co.uk/articles/-A-8388