Automatic Test case Generation from UML Activity Diagrams
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 30, Vol 3, Issue 5
Abstract
Test Case Generation is an important phase in software development. Nowadays much of the research is done on UML diagrams for generating test cases. Activity diagrams are different from flow diagrams in the fact that activity diagrams express parallel behavior which flow diagrams cannot express. This paper concentrates on UML 2.0 Activity Diagram for generating test cases. Fork and join pair in activity diagram are used to represent concurrent activities. A novel method is proposed to generate test case for concurrent and non concurrent activities. Proposed approach details about the importance of concurrent nodes and their execution order in path generation.
Authors and Affiliations
V. Mary Sumalatha*1
Keywords
Related Articles
- EP ID EP117158
- DOI -
- Views 112
- Downloads 0
A Review of Vibration-Based Piezoelectric Energy Harvesters
Piezoelectric energy harvesting technology has received a great attention during the last decade to activate low power microelectronic devices. Piezoelectric cantilever beam energy harvesters are commonly used to...
PARAMETRIC STUDY OF TRIBOLOGICAL PROPERTIES OF CLUTCH MATERIALS
The science and technology of Interacting surfaces in relative motion & of associated subjects and practice is called Tribology. With the advancement of engineering applications, it’s important to understand the pro...
RESEARCH WORK ON CONVERSATION ENVIRONMENTAL WASTE TO ENERGY
Waste the term which is usually creates a feeling of untidiness and unused matter in environment/ society. We know that now a day’s consumption of Electric energy is majorly employed in every industry, compani...
Design of High Speed Based On Parallel Prefix Adders Using In FPGA
The binary adder is the critical element in most digital circuit designs including digital signal processors (DSP) and microprocessor data path units. As such, extensive research continues to be focused on improvi...
Fine Grain Dynamically Reconfigurable Architecture for CMOS Sram
Cell stability and area are among the major concerns in SRAM cell designs. This paper compares the performance of three SRAM cell topologies which include the conventional 6T-cell,8T-cell and 10T-cell. The cmos d...