Fine Grain Dynamically Reconfigurable Architecture for CMOS Sram

Abstract

 Cell stability and area are among the major concerns in SRAM cell designs. This paper compares the performance of three SRAM cell topologies which include the conventional 6T-cell,8T-cell and 10T-cell. The cmos devices to achieve the better performance in terms of speed, power dissipation, size and reliability.SRAM(static random access memory)is memory used to store data. The comparison of different SRAM cell on the basis of different parameters is done.6T,8T and 10T SRAM cell are compared on basis of followings:1)Read delay, 2)Write delay, 3)power indulgence. The various SRAM solutions are analyzed in light of an impact on the required area overhead for each design solution given by Area(mm), Power(Mw) and delay(us). Different count of SRAM bitcells(6T, 8T, 10T) are analyzed. Among these 10T SRAM cell is better to immune SI (signal integrity), better STABILITY (Read + Write), Low Power consume bitcell. Inner architecture of FPGA OR CPLD comprised of No of CLB’s interconnecting with inter-logics. (inter-logics like RAM contains SRAM bitcells are used connect the two CLB’s inout)and One CLB contains no of slices . if one CLB comprised of 4 slice , it will communicate with one another using RAM like SRAM cells only

Authors and Affiliations

Dr. A. Senthil Kumar

Keywords

Related Articles

 A SURVEY PAPER ON HUMAN GAIT RECOGNITION USING PCA & NEURAL NETWORK

 In today’s world, there is a growing need to authenticate and identify individuals automatically. The securing personal privacy and deterring identity theft are national priority. The biometrics is a technology th...

 Geographic Adaptive Protocol for Improving the Link-Stability and Energy Efficiency in Distributed Wireless Networks

 Energy awareness for computation and protocol management is becoming a crucial factor in the design of protocols and algorithms. On the other hand, in order to support node mobility, scalable routing strategies h...

 Analysing the Behaviour of Software Agent through a Set of Measures of Agent Oriented Metrics

 An Agent Oriented Software Engineering is a new programming paradigm that has evolved itself from Object Oriented Software Engineering. AOSE has placed greater emphasis on agent characteristics such as social abil...

DESIGN AND DEVELOPMENT OF WALKING BIPEDAL ROBOT WITH THE HELP OF ARDUINO CONTROLLER

A biped is a two legged walking robot which imitates human gait. It is used in places where wheels cannot go easily for example stairs, terrains, etc. It is easier for bipedal robots to exist in a human oriented envi...

REVIEW PAPER ON MEMS DOMAIN

MEMS is a new manufacturing technology, a new way of making complex electromechanical systems using batch fabrication techniques similar to the way integrated circuits are made and making these electromechanical element...

Download PDF file
  • EP ID EP117183
  • DOI -
  • Views 73
  • Downloads 0

How To Cite

Dr. A. Senthil Kumar (30).  Fine Grain Dynamically Reconfigurable Architecture for CMOS Sram. International Journal of Engineering Sciences & Research Technology, 3(4), 5003-5006. https://europub.co.uk/articles/-A-117183