Fine Grain Dynamically Reconfigurable Architecture for CMOS Sram

Abstract

 Cell stability and area are among the major concerns in SRAM cell designs. This paper compares the performance of three SRAM cell topologies which include the conventional 6T-cell,8T-cell and 10T-cell. The cmos devices to achieve the better performance in terms of speed, power dissipation, size and reliability.SRAM(static random access memory)is memory used to store data. The comparison of different SRAM cell on the basis of different parameters is done.6T,8T and 10T SRAM cell are compared on basis of followings:1)Read delay, 2)Write delay, 3)power indulgence. The various SRAM solutions are analyzed in light of an impact on the required area overhead for each design solution given by Area(mm), Power(Mw) and delay(us). Different count of SRAM bitcells(6T, 8T, 10T) are analyzed. Among these 10T SRAM cell is better to immune SI (signal integrity), better STABILITY (Read + Write), Low Power consume bitcell. Inner architecture of FPGA OR CPLD comprised of No of CLB’s interconnecting with inter-logics. (inter-logics like RAM contains SRAM bitcells are used connect the two CLB’s inout)and One CLB contains no of slices . if one CLB comprised of 4 slice , it will communicate with one another using RAM like SRAM cells only

Authors and Affiliations

Dr. A. Senthil Kumar

Keywords

Related Articles

 Measurement of Interference in WIFI Networks by Co-ordinated Sampling of Network Monitoring

 We present an approach to estimate the interference between nodes and links in a live wireless network by passive monitoring. This does not require any access to the network nodes. Our approach requires deploying...

 Conversion of Thermal Energy to Electrical Energy using NTC

 The basic aim of this paper is to depict the process by which temperature changes in the resistance of NTC can reflect in the output voltage which further can be used to produce various range of voltages. The outp...

 STRUCTURAL DESIGN FOR ECCENTRIC LOADING OF FOOTING

 Eccentric loading, in which vertical or inclined wall surrounds one or more sides of the soil mass beneath the footing, is one of the recognized bearing capacity improvement techniques. The footing when provided w...

 Geoinformatics for Spatio-temporal analysis of Land use dynamics in Bobbili mandal, Vizianagaram district, Andhra Pradesh

 Changes brought in Land use due to anthropogenic factors on the nature have posed serious threat to Environment. Land use / Land cover dynamics and its effects on ecological and hydrological process and on human...

DETECTION OF COMPUTER VIRUSES USING WELM_ABC

Computer viruses are big threat for our society .The expansion of various new viruses of varying forms make the prevention quite tuff. Here we proposed WELM_ABC to detect computer viruses. The proposed method efficient...

Download PDF file
  • EP ID EP117183
  • DOI -
  • Views 62
  • Downloads 0

How To Cite

Dr. A. Senthil Kumar (30).  Fine Grain Dynamically Reconfigurable Architecture for CMOS Sram. International Journal of Engineering Sciences & Research Technology, 3(4), 5003-5006. https://europub.co.uk/articles/-A-117183