Reversible Logic Based Arithmetic and Logic Unit
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 30, Vol 3, Issue 2
Abstract
Reversible logic has received great attention in the recent years due to its ability to reduce the power dissipation which is the main requirement in low power digital design. It has wide applications in advanced computing, low power CMOS design, Optical information processing, DNA computing, bio information, quantum computation and nanotechnology. Conventional digital circuits dissipate a significant amount of energy because bits of information are erased during the logic operations. Thus, if logic gates are designed such that the information bits are not destroyed, the power consumption can be reduced dramatically. The information bits are not lost in case of a reversible computation. This has led to the development of reversible gates. ALU is a fundamental building block of a central processing unit (CPU) in any computing system; reversible arithmetic unit has a high power optimization on the offer. By using suitable control logic to one of the input variables of parallel adder, various arithmetic operations can be realized. In this paper, ALU based on a Reversible low power control unit for arithmetic & logic operations is proposed. In our design, the full Adders are realized using synthesizable, low quantum cost, low garbage output DPeres gates. This paper presents a novel design of Arithmetic & Logical Unit using Reversible control unit. These Reversible ALU has been modeled and verified using Verilog and Quartus II 5.0 simulator. Comparative results are presented in terms of number of gates, number of garbage outputs, number of constant inputs and Quantum cost.
Authors and Affiliations
Khushboo Ahirwar
Keywords
Related Articles
- EP ID EP122514
- DOI -
- Views 100
- Downloads 0
DESIGN OPTIMIZATION OF A KEVLAR 29 SINGLE DISK FRICTION CLUTCH PLATE BASED ON STATIC ANALYSIS USING ANSYS
A clutch plate is a significant component used in all motor vehicles nowadays, which is used to transmit power produced by the engine to the gear box. A pressure plate which is used for engaging and disengaging th...
High Performance and Power Efficient Comparator Using Scalable Parallel Prefix Tree
A new comparator design featuring of wide-range and high-speed using only digital CMOS cells. The comparator exploits a novel scalable parallel prefix tree structure that allows the comparison outcome of most sig...
Experimental Investigation of Combustion, Performance a
Multi cylinder IDI Diesel engine powered vehicle population in India will exist for another decade. exhaust emissions from these engines are NOx, smoke, HC and CO. Hence the present been carried out to control th...
A STUDY ON EVOLUTION AND GROWTH OF FACILITY MANAGEMENT SERVICES IN INDIA
Any outsourcing arrangement involves a range of complex issues related to personnel, management sponsorship, and strategic fit and alignment. A facilities management (FM) initiative, by its nature, must address a number...
FPGA Implementation of Digital PI Filter and Reset Loop Controller for DPLL
This paper presents implementation of Digital PI (Proportional- Integral) filter on FPGA and reset loop filter for Digital Phase Locked Loops (DPLL). The PI filter is derived from control theory, known as “proport...