PATTERN AND POSITION DEPENDENT GATE LEAKAGE AND REDUCTION TECHNIQUE

Journal Title: ICTACT Journal on Microelectronics - Year 2015, Vol 1, Issue 3

Abstract

The leakage power has become a vital downside in modern VLSI technology, with the advent in the area of high performance chips and portable electronics. Thus it is necessarily to invest more time and effort in designing low power chip without sacrificing its high performance. This paper describes a steady state gate leakage based on position and biasing states. As a basic reference universal gates are selected and compared the gate leakage of conventional NAND and NOR gate using 180nm TSMC technology. It is shown that the overall leakage in a NAND -gate is smaller than in a NOR gate if equal size transistors are used. It also compares the leakage value of proposed leakage reduction techniques with conventional NAND gate. Simulation results shows up to 88% in average gate leakage reduction with modified techniques

Authors and Affiliations

Sreekala K S, Krishna Kumar S

Keywords

Related Articles

CASE STUDY OF EXPLICIT AND IMPLICIT PULSED FLIP FLOPS WITH CONDITIONAL PULSE ENHANCEMENT MECHANISM

In this paper a study of power efficient pulse triggered flip flops was conducted by adopting a pulse control scheme (PCS), named conditional pulse enhancement. The conditional pulse enhancement scheme consists of a simp...

SIMULATION AND IMPLEMENTATION OF AC-DC INTERLEAVED BOOST CONVERTER WITH VOLTAGE MULTIPLIER FOR PHEV

A Plug in hybrid electric vehicle (PHEV) is a hybrid vehicle which employs battery to power up the vehicle motor and it has higher efficiency and low cost compared to the conventional internal combustion engine based veh...

DESIGN AND SIMULATION OF DRIFT-DIFFUSION AND HYDRODYNAMIC MODELS FOR AlGaN/GaN HEMTs

Gallium Nitride based HEMTs because of their peculiar material properties are widely used to realize high power, high frequency communication device and very much suitable for bio-sensing application. But to realize AlGa...

DESIGN AND ANALYSIS OF FLAME RETARDANT MATERIAL BASED MICROSTRIP PATCH ANTENNA FOR THE DETECTION OF SEMTEX

Microstrip patch antennas are recently used in wireless detection applications due to their low power consumption, low cost, versatility, field excitation, ease of fabrication etc. The microstrip patch antenna suffers wi...

HIGH SPEED ONLINE FAULT DETECTION OF 64-BIT RIPPLE CARRY ADDER USING MODIFIED MODULAR REDUNDANCY

Developments in VLSI technology has increased density of chips so that, processing elements are capable of doing complex computations. The increase in complexity and density of the VLSI chip has made electronic systems m...

Download PDF file
  • EP ID EP198075
  • DOI 10.21917/ijme.2015.0022
  • Views 131
  • Downloads 0

How To Cite

Sreekala K S, Krishna Kumar S (2015). PATTERN AND POSITION DEPENDENT GATE LEAKAGE AND REDUCTION TECHNIQUE. ICTACT Journal on Microelectronics, 1(3), 131-135. https://europub.co.uk/articles/-A-198075