HIGH SPEED ONLINE FAULT DETECTION OF 64-BIT RIPPLE CARRY ADDER USING MODIFIED MODULAR REDUNDANCY

Journal Title: ICTACT Journal on Microelectronics - Year 2015, Vol 1, Issue 3

Abstract

Developments in VLSI technology has increased density of chips so that, processing elements are capable of doing complex computations. The increase in complexity and density of the VLSI chip has made electronic systems more susceptible to defects. Therefore, testing and fault tolerance techniques are required to guarantee reliable operations of systems. Online fault detection techniques are active during normal operations. This paper proposes a novel online fault detection technique for 64-bit Ripple Carry Adder based on type of input data. A technique is developed to detect the single stuck-at faults that occur in the Ripple Carry Adder by using two rail checker. The design was modeled using Verilog HDL and simulated and synthesized in Xilinx ISE 14.5. A comparison is made by implementing the design in different FPGA devices. The results show that the proposed design has better device utilization and less delay in Virtex 5 FPGA. The proposed technique has only 16.2% delay overhead compared to simple Ripple Carry Adder without fault detection.

Authors and Affiliations

Jisha M. Nair, Pradeep C

Keywords

Related Articles

DESIGN AND SIMULATION OF DRIFT-DIFFUSION AND HYDRODYNAMIC MODELS FOR AlGaN/GaN HEMTs

Gallium Nitride based HEMTs because of their peculiar material properties are widely used to realize high power, high frequency communication device and very much suitable for bio-sensing application. But to realize AlGa...

DFAL BASED FLEXIBLE MULTI-MODULO PRESCALER

The quest to have longer battery life and reduced packaging cost has been motivating factor behind developing low power circuits for different applications. Research in adiabatic logic has recently gained momentum and di...

A CONCURRENT ERROR DETECTION SCHEME FOR TOTALLY SELF CHECKING FPGA LOOK-UP TABLE

Field Programmable Gate Arrays are widely useful in mission critical applications. FPGAs have fixed architecture; it has the capability to change function in situ for a particular application. SRAM based FPGAs are vulner...

DESIGN AND ANALYSIS OF PERFORATED SI-DIAPHRAGM BASED MEMS PRESSURE SENSOR FOR ENVIRONMENTAL APPLICATIONS

The design is advanced which is an intelligent of calculating the output responses of perforated Si-diaphragm pressure sensor as a behavior of pressure and which compare them to piezoresistive Si-diaphragm. The systemati...

LOW POWER AND HIGH PERFORMANCE SHIFT REGISTERS USING PULSED LATCH TECHNIQUE

This work presents an elegant methodology using pulsed latch instead of flip-flop without altering the existing design style. Pulsed-latch technique retain the advantages of both latches and flip-flops and thus one can a...

Download PDF file
  • EP ID EP198065
  • DOI 10.21917/ijme.2015.0019
  • Views 122
  • Downloads 0

How To Cite

Jisha M. Nair, Pradeep C (2015). HIGH SPEED ONLINE FAULT DETECTION OF 64-BIT RIPPLE CARRY ADDER USING MODIFIED MODULAR REDUNDANCY. ICTACT Journal on Microelectronics, 1(3), 115-119. https://europub.co.uk/articles/-A-198065