VLSI IMPLEMENTATION OF HIGH SPEED AREA EFFICIENT ARITHMETIC UNIT USING VEDIC MATHEMATICS
Journal Title: ICTACT Journal on Microelectronics - Year 2016, Vol 2, Issue 1
Abstract
High speed Arithmetic Units (AUs) are widely used in architectures used in signal and image processing applications. AUs involve multi-functions and have multiplier as the critical element. In this paper, we present design and implementation of high speed and area efficient AU using Vedic algorithm. The work uses a simple “vertical and crosswise sutra” of Vedic mathematics to produce low complexity Partial Product (PP) generation unit in multiplier which reduces critical delay. Implementation results using TSMC 180 nm CMOS process with CADENCE Encounter Digital Implementation of the proposed AU revealed delay and Area-Delay Product (ADP) reductions of 13.7% and 19.2% respectively compared to prior recent approaches.
Authors and Affiliations
Vijeyakumar K N, Kalaiselvi S, Saranya K
Keywords
Related Articles
- EP ID EP198229
- DOI 10.21917/ijme.2016.0034
- Views 114
- Downloads 0
LOW POWER RF SINGLE BALANCED MIXER WITH HIGH CONVERSION GAIN FOR ISM BAND APPLICATIONS
This paper involves the design and simulation of a single balanced down conversion mixer from a Gilbert cell mixer using a source degeneration inductor and folded structure in 65nm CMOS Technology. The proposed single ba...
DESIGN AND ANALYSIS OF MICROSTRIP PATCH ARRAY ANTENNA FOR WLAN APPLICATIONS
In this paper, a rectangular slotted microstrip patch array antenna is proposed and designed for wireless local area network applications. A single patch, 1x2, 1x4 and 1x8 patch array antenna is designed and the impacts...
WHALE OPTIMIZED PID CONTROLLERS FOR LFC OF TWO AREA INTERCONNECTED THERMAL POWER PLANTS
This paper elaborates the application of new nature inspired algorithm; ‘Whale Optimization Algorithm (WOA)’ in load frequency control of two area interconnected non-reheat thermal power plants. Two number of PID control...
FPGA BASED STANDALONE EMBEDDED WEB SERVER FOR REMOTE CONTROL OF DISPLAY DEVICES
The Field Programmable Gate Array (FPGA) devices are quickly replacing the microcontrollers for embedded applications since they offer both the performance of hardware and flexibility of software computing. Custom logic...
DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES
This paper proposes a Current Feedback Operational Transconductance Amplifier (CFB OTA) with a folded cascode op-amp as input stage cascaded with class AB buffer as output stage. This gives better results on parameters s...