SIMULATED ANNEALING ALGORITHM FOR MODERN VLSI FLOORPLANNING PROBLEM

Journal Title: ICTACT Journal on Microelectronics - Year 2016, Vol 2, Issue 1

Abstract

In floorplanning, our aim is to determine the relative locations of the blocks in the chip and the objective is to minimize the floorplan area, wirelength. Generally, there are so many strategies in VLSI floorplanning like area optimization, wirelength optimization, power optimization, temperature optimization and etc. This paper concentrates on area optimization. The goal of the physical design process is to design the VLSI chip with minimum area. The primary idea is to minimize the floorplan area by reshaping the blocks which are present inside the floorplan in order to attain the minimum area with less computational time. Proposed problem is redefined with an efficient meta-heuristic as Simulated Annealing algorithm which will provide optimal solution with less computation time. The proposed algorithm has been tested by using set of benchmarks of Microelectronics Centre of North Carolina (MCNC).The performance of the proposed algorithm is compared with other stochastic algorithms reported in the literature and is found to be efficient in producing floorplan with minimal area. The performance of the proposed algorithm seems to be better than the existing algorithms.

Authors and Affiliations

Jenifer J, Anand S, Levingstan Y

Keywords

Related Articles

A CONCURRENT ERROR DETECTION SCHEME FOR TOTALLY SELF CHECKING FPGA LOOK-UP TABLE

Field Programmable Gate Arrays are widely useful in mission critical applications. FPGAs have fixed architecture; it has the capability to change function in situ for a particular application. SRAM based FPGAs are vulner...

VDTA BASED GROUNDED TO FLOATING ADMITTANCE ELECTRONICALLY CONVERTER

The Field Programmable Gate Array (FPGA) devices are quickly replacing the microcontrollers for embedded applications since they offer both the performance of hardware and flexibility of software In this article, a new g...

FPGA BASED STANDALONE EMBEDDED WEB SERVER FOR REMOTE CONTROL OF DISPLAY DEVICES

The Field Programmable Gate Array (FPGA) devices are quickly replacing the microcontrollers for embedded applications since they offer both the performance of hardware and flexibility of software computing. Custom logic...

SIMULATION AND IMPLEMENTATION OF AC-DC INTERLEAVED BOOST CONVERTER WITH VOLTAGE MULTIPLIER FOR PHEV

A Plug in hybrid electric vehicle (PHEV) is a hybrid vehicle which employs battery to power up the vehicle motor and it has higher efficiency and low cost compared to the conventional internal combustion engine based veh...

DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES

This paper proposes a Current Feedback Operational Transconductance Amplifier (CFB OTA) with a folded cascode op-amp as input stage cascaded with class AB buffer as output stage. This gives better results on parameters s...

Download PDF file
  • EP ID EP198120
  • DOI 10.21917/ijme.2016.0030
  • Views 155
  • Downloads 0

How To Cite

Jenifer J, Anand S, Levingstan Y (2016). SIMULATED ANNEALING ALGORITHM FOR MODERN VLSI FLOORPLANNING PROBLEM. ICTACT Journal on Microelectronics, 2(1), 175-181. https://europub.co.uk/articles/-A-198120