Performance Analysis of VLSI Circuits In 45nm Technology

Journal Title: International Journal of Engineering and Science Invention - Year 2018, Vol 7, Issue 5

Abstract

The optimization of power consumed in digital blocks of an Integrated Circuit while preserving the functionality is performed by Electronic Design Automation (EDA) tools. There is a significant increase in the power consumption of Very Large Scale Integration (VLSI) chips due to the increasing speed and complexity of today’s designs. Reduction of power is a great challenge. With today’s world of advancement in the IC technology there are over 100 million transistors, clocked at over 1 GHz which means manual power optimization would be very slow and a great certainty of errors, hence Cadence tools are necessary. Performance improved for 10T Full Adder,14T Full Adder and 28T Full Adder Circuit in terms of power and area reduced in 45nm technology Cadence SPECTRE simulator.

Authors and Affiliations

Sudhakar Alluri, N. Uma Umaheshwar, B. Rajendra Naik, N. S. S. Reddy

Keywords

Related Articles

Performance Investigation of Dmcg-Hcptfet

The Tunnel Field-Effect Transistor (TFET) Based On Charge Plasma Concept Efficiently Replaces The Conventional TFET As It Offers Fabrication Simplicity And It Can Be Used For Ultra-Low-Power Applications. Charge Plasma T...

Thermmatology Scan Methodology Using Patel Sensor and Roku Processor

Now A Day’s Population Is Growing Rapidly As Well As Demand For Sea Foods Also Increases. Aquaculture The Fishes And Shrimp Depend On The Water Characteristics Of The Aqua Pond. The Parameters Of Water Can Vary A Lot Dur...

Optimizing the Effectiveness and Efficiency of Electricity Distribution in Nigeria

The aim of this paper is to optimize the effectiveness and efficiency of electricity distribution in Nigeria using IBEDC, Molete Business Unit as a case study. The outage data report for three (3) months is used to calcu...

A Road to Efficient Power Optimization System

In today’s era saving electricity is a very important topic of concern. Many times it has been observed that in college’s classroom, the appliances of the classroom are left on even when the classroom is vacant, so there...

The Diversity of Actinobacteria in Nihewan Basin

Actinobacteria diversity was investigated in Nihewan basin by using two pair of Actinobacteria-specific primers for 16S rDNA clone library. The 8 different longitudinal archaeological sites we choose from Nihewan vary fr...

Download PDF file
  • EP ID EP397052
  • DOI -
  • Views 74
  • Downloads 0

How To Cite

Sudhakar Alluri, N. Uma Umaheshwar, B. Rajendra Naik, N. S. S. Reddy (2018). Performance Analysis of VLSI Circuits In 45nm Technology. International Journal of Engineering and Science Invention, 7(5), 39-51. https://europub.co.uk/articles/-A-397052