Performance Analysis of VLSI Circuits In 45nm Technology

Journal Title: International Journal of Engineering and Science Invention - Year 2018, Vol 7, Issue 5

Abstract

The optimization of power consumed in digital blocks of an Integrated Circuit while preserving the functionality is performed by Electronic Design Automation (EDA) tools. There is a significant increase in the power consumption of Very Large Scale Integration (VLSI) chips due to the increasing speed and complexity of today’s designs. Reduction of power is a great challenge. With today’s world of advancement in the IC technology there are over 100 million transistors, clocked at over 1 GHz which means manual power optimization would be very slow and a great certainty of errors, hence Cadence tools are necessary. Performance improved for 10T Full Adder,14T Full Adder and 28T Full Adder Circuit in terms of power and area reduced in 45nm technology Cadence SPECTRE simulator.

Authors and Affiliations

Sudhakar Alluri, N. Uma Umaheshwar, B. Rajendra Naik, N. S. S. Reddy

Keywords

Related Articles

Comparative Analysis of Codal Provisions of IS: 1893- 1984 And IS: 1893 – 2014 (Part – 2)

The present study concentrate on profound review of clauses related to liquid retaining structures as per fifth and fourth revisions of IS: 1893. Liquid retaining structures are useful to store water and other liquids li...

3-D Video Formats and Coding- A review

The objective of a video communication system is to deliver the maximum of video data from the source to the destination through a communication channel using all of its available bandwidth. To achieve this objective, th...

Concept Design of Disasters Information Integration System for Super High-rise Buildings based on BIM/GIS

This paper is intended to introduce the objective of the study. The ultimate objective of the study is to provide an integrated disasters information system to respond for rapid restoration assistance and reduction in da...

Monte Carlo Implementation for Simulation of Ostwald Ripening Via Long Range Diffusion in Two-Phase Solids

Numerical simulations based on the Monte Carlo Potts model are used to study coupling of grain growth and Ostwald ripening in two-phase polycrystalline materials. The ratio of the grain boundary energy to the interphase...

Extraction of Watershed Characteristics using GIS and Digital Elevation Model

Knowledge of watershed characteristics like aerial extent, slope, relief, aspect and drainage networks is prerequisite for watershed management. Manual computation of these characteristics from the topographic maps and s...

Download PDF file
  • EP ID EP397052
  • DOI -
  • Views 56
  • Downloads 0

How To Cite

Sudhakar Alluri, N. Uma Umaheshwar, B. Rajendra Naik, N. S. S. Reddy (2018). Performance Analysis of VLSI Circuits In 45nm Technology. International Journal of Engineering and Science Invention, 7(5), 39-51. https://europub.co.uk/articles/-A-397052