Reducing Leakage Power and Optimize the Area of Flip Flop Design using Stack Transistor Technique
Journal Title: International Journal of Innovation in Science and Mathematics - Year 2018, Vol 6, Issue 3
Abstract
In this paper, a low leakage power and area optimize CMOS logic is design and simulated without giving up its performance. The methodology is base on series connected MOSFET called as stack transistor technique. Abstractly, the reduce size series connected MOS transistor with gate terminal is connected with each other behaves line a single gate input transistor. In this paper, a CMOS layout is design and simulated in a deep submicron technology with significant reductions in power, leakage, and area of the hybrid circuits when compared with the conventional design.
Authors and Affiliations
Richa Singh, et al.
Keywords
Related Articles
- EP ID EP498542
- DOI -
- Views 78
- Downloads 0
Mapping of Mathematics Learning Outcomes using Self-Regulated Learning Methods with Chrono Type Conformity and Study Time and Gender Influence Review for Junior High School Students
he applicability of the method SRL has been applied to two secondary schools a place of research. This study focuses on mapping student - learning outcomes using the SRL method in the learning process, then map to the ap...
Development of Pre-service Teacher Activity Sheets with Concrete-Representational-Abstract (Cra) Approach for Mathematical Logical thinking Ability
The purpose of this research is to produce pre-service teacher activity sheets with Concrete-Representational-Abstract (CRA) approachinkapita selekta because pre-service teacher activity sheets not available based...
Modelling of Optimum Number of Insulin Receptors in the Hepatic Cell using Queuing Theory
Insulin is the signal for the body to absorb glucose from the blood. Insulin plays an important role especially in the liver, muscles and adipose cell in homeostasis of blood glucose concentration. The action of insulin...
Reducing Leakage Power and Optimize the Area of Flip Flop Design using Stack Transistor Technique
In this paper, a low leakage power and area optimize CMOS logic is design and simulated without giving up its performance. The methodology is base on series connected MOSFET called as stack transistor technique. Abstract...
The Relation of Variogram to Kriging
Kriging was developed by D.G. Krige, a South African mining engineer. It has of different types of which the prime objective is to have the best estimate of the value. This paper uses the article of Danny Dorsel and Timo...