Reducing Leakage Power and Optimize the Area of Flip Flop Design using Stack Transistor Technique

Abstract

In this paper, a low leakage power and area optimize CMOS logic is design and simulated without giving up its performance. The methodology is base on series connected MOSFET called as stack transistor technique. Abstractly, the reduce size series connected MOS transistor with gate terminal is connected with each other behaves line a single gate input transistor. In this paper, a CMOS layout is design and simulated in a deep submicron technology with significant reductions in power, leakage, and area of the hybrid circuits when compared with the conventional design.

Authors and Affiliations

Richa Singh, et al.

Keywords

Related Articles

Research on the Influence of Self-Directed Learning Mode under the Core Literacy on the Mathematics Achievements of Senior Middle School Students

Under the situation of the new college entrance examination, "learning ability "and"test-oriented education" are still irreconcilable contradictions for many years. The degree of using self-directed...

Improving Heat Transfer through Paraffin Wax for Sustainability Heat Pump

The objective of the present work is to study the effect of the solar collector inclination angle, paraffin specifications and paraffine cavity high on the performance of the thermal pump numerically at different time. A...

Understanding the Transition Period of Dairy Cows: Review on Recent Developments

Transition period of dairy cows has been one of the major physiological stages which decided the success of productivity and productive life of a dairy cow. Since early 19’s until up-to-date researchers had struggled to...

Optimal Trading with A Multi-Fractal Spectrum Model

The asset price returns are multi-period (that is multi-fractal dimensional) market depending on market scenarios which are the measure points. This paper illustrates how optimal trading strategy can be computed using th...

Some Measures to Train Professional Skills through Mathematics Modules Cdio Approach to Meet Output Standards

From the research on the output standards by the CDIO approach and studies on occupational skills requirements of the economic sector, We have proposed professional skills to train students in economics by teaching Mathe...

Download PDF file
  • EP ID EP498542
  • DOI -
  • Views 89
  • Downloads 0

How To Cite

Richa Singh, et al. (2018). Reducing Leakage Power and Optimize the Area of Flip Flop Design using Stack Transistor Technique. International Journal of Innovation in Science and Mathematics, 6(3), 99-101. https://europub.co.uk/articles/-A-498542