Reduction and optimal performance of acyclic adders of binary codes

Abstract

<p>The conducted studies have established the prospect of increasing productivity of computing components, in particular, combinational adders, based on applying principles of computation of digital signals of the acyclic model.</p><p>Application of the acyclic model is designed for:</p><p>‒ the process of series (for low-order digits of the adder circuit) and parallel (for the rest of the digits) computation of sum and carry signals. Due to this approach, it is possible, in the end, to reduce complexity of the hardware part of the device and not increase the circuit depth;</p><p>‒ setting the optimal number of computational steps.</p><p>The assumption that the number of computational steps of the directed acyclic graph with two logical operations (AND and XOR) determines optimal number of carry operations in the circuit of the n-bit parallel adder of binary codes was experimentally proved. In particular, this is confirmed by presence of the 8-bit parallel acyclic adder with the circuit depth of 8 standard 2-input logic elements. Connection between the number of computational steps of the acyclic graph and the number of operations of a unit carry to the high-order digit causes the process of comparison of the adder structure with the corresponding acyclic graph. The purpose of this comparison is to set the minimum sufficient number of carry operations for adding binary codes in the circuit of a parallel adder using the parallel carry method.</p><p>Use of the acyclic model is more advantageous in comparison with counterparts due to the following factors:</p><p>‒ less development costs since the acyclic model requires a simpler adder structure;</p><p>‒ presence of an optimization criterion, i.e. the number of computational steps of the acyclic graph indicates the minimum sufficient number of operations of a unit carry to the high-order digit.</p><p>This provides the possibility of obtaining optimum indicators of the adder structure complexity and circuit depth. Compared to counterparts of known 8-bit prefix adder structures, this provides a 14–31% increase in the 8-bit acyclic adder operation quality, e.g. power consumption or chip area depending on the chosen structure,</p>There are grounds to assert possibility of increasing productivity of computing components, in particular, binary code adders applying the principles of computation of digital signals of the acyclic model

Authors and Affiliations

Mykhailo Solomko, Petro Tadeyev, Yaroslav Zubyk, Olena Hladka

Keywords

Related Articles

Principles of construction and identification of a multilevel system for monitoring parameters of technological cycle of casting

<p>For the creation of a multi-level system of integrated control and operational management of physical-chemical and technological casting processes, deterministic causality of technological objects was determined. Thes...

Development of a model for determining a priority sequence of power transformers out of service

<p>The research is devoted to the development of a model and algorithm for making decisions on determining the priority of power transformers out of service. Reducing the reliability of EPS operation, caused by the objec...

Determination of optimal parameters of the pulse width modulation of the 4qs transducer for electriс rolling stock

<p>Operating modes of the single-phase 4qs transducer with pulse-width modulation as part of the AC electric rolling stock are investigated. The method is developed for determining the PWM parameters, at which the optimu...

Effect of mechanoactivated chemical additives on the process of gas hydrate formation

<p>This study addresses the production of gas hydrate of methane with a high gas-hydrate-forming content in a solid phase in the isolated system at T=274 K and pressure of 5 MPa and presence of mechanically activated roc...

Development of information technology of term extraction from documents in natural language

<p class="KeywordsCxSpFirst">It is shown that domain dictionaries are widely used at various stages of design and operation of software products. The process of dictionary development, especially term extraction, is very...

Download PDF file
  • EP ID EP666180
  • DOI 10.15587/1729-4061.2019.157150
  • Views 69
  • Downloads 0

How To Cite

Mykhailo Solomko, Petro Tadeyev, Yaroslav Zubyk, Olena Hladka (2019). Reduction and optimal performance of acyclic adders of binary codes. Восточно-Европейский журнал передовых технологий, 1(4), 40-53. https://europub.co.uk/articles/-A-666180