System On Chip: Performance Analysis Of VLSI Based Networking System

Abstract

The swell in the numeral of cores that can be incorporated on a distinct chip has forced the designer to use computer system concepts for design of System on Chip (SoC).The supplementary is of multiple protocols being used in the diligence at present. For larger networks, where a directmapped loom is not viable due to FPGA reserve limitations, a virtualized time multiplexed loom was used. Compared to the provided software reference execution, our direct-mapped loom achieves three orders of enormity expedite, while our virtualized time multiplexed loom achieves one to two orders of enormity expedite, depending on the set-up and router design. This paper is based on the hardware coding which will give a great impact on the latency issue as the hardware itself will be designed according to the need. In this article our endeavor is to afford a flexible networking router by means of Verilog code, being generated by code in our design in the so we call this as the self-independent router called as the VLSI Based router. nopp iuiof rhpsp sihTthe actual implementation of Network Router and verifies the functionality of the three port router for system on chip using the newest authentication methodologies, Hardware authentication Languages and EDA utensils and thrive the IP for blend an execution. This manuscript thus is going to be a radical enhancement in the province of networking.

Authors and Affiliations

Pratap Chenna| M.Tech Student, Bignhneswar Panda| Associate Professor, Aditya Putta| HOD & Associate Professor

Keywords

Related Articles

Single Band Helical Antenna in Axial Mode

Helical antennas have been widely used in a various useful applications, due to their low weight and low profile conformability, easy and cheap realization. Radiation properties of this antenna are examined both theo...

A Framework for Reconfiguration of Network in case of Link Failure using Compromised Secure Path Algorithm

In wireless networks balancing the use of power and maintaining the reliable communication is a really very challenging job. Today’s sensor networks make use of radio data links for communication. Energy consumed by the...

A Principal Component Analysis Method for Recognition of Human Faces: Eigenfaces Approach

Facial recognition is a biometric method of identifying a person based on a picture of their face. Facial recognition system is very much important for security, surveillance and in forensics. In this paper, a face recog...

Multicast Multi-path Routing Technology in Mobile ADHOC Networks Improving Power Efficiency

The proposal of this paper presents a measurement-based routing algorithm to load balance intra domain traffic along multiple paths for multiple multicast sources. Multiple paths are established using application-layer o...

Modified Microstrip Antenna with Defected Ground

In this paper a novel rectangular microstrip antenna is presented. Proposed design is employing a modified structure of microstrip antenna with defected ground structure (DGS) to perform over a large return loss. In t...

Download PDF file
  • EP ID EP8414
  • DOI -
  • Views 303
  • Downloads 22

How To Cite

Pratap Chenna, Bignhneswar Panda, Aditya Putta (2014). System On Chip: Performance Analysis Of VLSI Based Networking System. International Journal of Electronics Communication and Computer Technology, 4(4), 711-714. https://europub.co.uk/articles/-A-8414