System On Chip: Performance Analysis Of VLSI Based Networking System
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2014, Vol 4, Issue 4
Abstract
The swell in the numeral of cores that can be incorporated on a distinct chip has forced the designer to use computer system concepts for design of System on Chip (SoC).The supplementary is of multiple protocols being used in the diligence at present. For larger networks, where a directmapped loom is not viable due to FPGA reserve limitations, a virtualized time multiplexed loom was used. Compared to the provided software reference execution, our direct-mapped loom achieves three orders of enormity expedite, while our virtualized time multiplexed loom achieves one to two orders of enormity expedite, depending on the set-up and router design. This paper is based on the hardware coding which will give a great impact on the latency issue as the hardware itself will be designed according to the need. In this article our endeavor is to afford a flexible networking router by means of Verilog code, being generated by code in our design in the so we call this as the self-independent router called as the VLSI Based router. nopp iuiof rhpsp sihTthe actual implementation of Network Router and verifies the functionality of the three port router for system on chip using the newest authentication methodologies, Hardware authentication Languages and EDA utensils and thrive the IP for blend an execution. This manuscript thus is going to be a radical enhancement in the province of networking.
Authors and Affiliations
Pratap Chenna| M.Tech Student, Bignhneswar Panda| Associate Professor, Aditya Putta| HOD & Associate Professor
Keywords
Related Articles
- EP ID EP8414
- DOI -
- Views 359
- Downloads 22
Digitally Programmable Four Phase Quadrature Oscillator in Current Mode
A simple technique is presented to realize a digitally programmable current mode four phase quadrature oscillator using MOCCII. The realized oscillator enjoys the attractive features of digital tuning, low component c...
Efficient Implementation of Low Density Parity Check (LDPC) Decoder In VLSI
The best error-correcting performance can be achieved by using non-binary low-density parity check (NB-LDPC) codes. This can be of reduced decoding complexity with high cost efficiency and is mostly preferable than binar...
Magnetic Induction-Based Wireless Underground Waveguide Modelling and Its Parameters
Wireless Underground Communication Networks (WUCN’s) consist of wireless devices that operate below the ground surface Wireless underground and terrestrial communication is mainly differentiated by signal propagation...
PAPR Reduction Using Low Complexity Partial Transmit Sequence Scheme for Scalable OFDM System
In this paper, Partial Transmit Sequence technique for reduction of Peak to Average power ratio (PAPR) has been proposed. Peak to average power ratio is the major issue of concern in Orthogonal Frequency Division Mul...
Soft Computing Techniques in Location Determination of Nodes in MANET
Soft Computing (SC) has emerged as an effective candidate to deal with finding the nodes in mobile ad hoc networks (MANETs). Over the past years, location-based routing protocols have been studied extensively MANETs....