System On Chip: Performance Analysis Of VLSI Based Networking System

Abstract

The swell in the numeral of cores that can be incorporated on a distinct chip has forced the designer to use computer system concepts for design of System on Chip (SoC).The supplementary is of multiple protocols being used in the diligence at present. For larger networks, where a directmapped loom is not viable due to FPGA reserve limitations, a virtualized time multiplexed loom was used. Compared to the provided software reference execution, our direct-mapped loom achieves three orders of enormity expedite, while our virtualized time multiplexed loom achieves one to two orders of enormity expedite, depending on the set-up and router design. This paper is based on the hardware coding which will give a great impact on the latency issue as the hardware itself will be designed according to the need. In this article our endeavor is to afford a flexible networking router by means of Verilog code, being generated by code in our design in the so we call this as the self-independent router called as the VLSI Based router. nopp iuiof rhpsp sihTthe actual implementation of Network Router and verifies the functionality of the three port router for system on chip using the newest authentication methodologies, Hardware authentication Languages and EDA utensils and thrive the IP for blend an execution. This manuscript thus is going to be a radical enhancement in the province of networking.

Authors and Affiliations

Pratap Chenna| M.Tech Student, Bignhneswar Panda| Associate Professor, Aditya Putta| HOD & Associate Professor

Keywords

Related Articles

A Novel Approach on DWT Province for Colorant Watermarking

This article aims at lightweight, visionless recognition of additive spread-spectrum watermarks in the DWT domain. We focus on two host signal clatter models and two types of postulate tests for watermark recognition....

Comparative Study of 4G Technology, Applications and Compatibility in Prevailing Networks

With increasing end user demands for wider service due to the rapid growth and variety of IT (information technology) industry, the service with the data rate of 30 Mbps cannot accommodate the future mobile multimedia en...

Voice Based Elderly Assistance Using Wireless Technology

The voice controlled wheel robot system needs to make use of the latest technological components available. In this paper, we present the design and implementation of a voice based wheel chair system where communication...

Emotion Detection Using EEG Signal Analysis

This paper focus on various techniques for emotion extraction and emotion classification methods using EEG analysis, and various database for EEG are summarized. In the feature extraction techniques, discrete wavelet...

Congnitive Radio Networks Using Orthoganal Frequency Spectrum Sensing

”Cognitive Radio is a radio for wireless communications in which either a network or a wireless node changes its transmission or reception parameters based on the interaction with the environment to communicate effic...

Download PDF file
  • EP ID EP8414
  • DOI -
  • Views 337
  • Downloads 22

How To Cite

Pratap Chenna, Bignhneswar Panda, Aditya Putta (2014). System On Chip: Performance Analysis Of VLSI Based Networking System. International Journal of Electronics Communication and Computer Technology, 4(4), 711-714. https://europub.co.uk/articles/-A-8414