VLSI Implementation of Fixed-Width Booth Multiplier Based on PEB Circuit

Abstract

This paper investigates methods of implementing binary multiplication with the smallest possible latency. A probabilistic estimation bias (PEB) circuit for a fixed-width two’s complement Booth multiplier is proposed for this investigation. The implementations developed for this study to indicate that traditional Booth encoded multipliers are superior in layout area, power, and delay to non-Booth encoded multiplier.

Authors and Affiliations

M. Mariya Shanthi| M. Tech (VLSI Design) Bharath University, Chennai, India, Dr. T. V. U. Kiran Kumar| Head, M. Tech, VLSI Design, Bharath University, Chennai, India

Keywords

Related Articles

A Study on Human Eye Detection in a Color Image Based on Harris Corner Detector and Sobel Edge Operator

A study is made to detect human eye from a color face image (in RGB space) using Harris corner detector and Sobel edge operator. Morphological operation like dilation and erosion are also applied to make the edge of the...

Dynamic Binding to Web Services Pre-Cached on a LAN

Web services are being increasingly exploited in software development. Their advantages, for example, platform independence, would be enhanced if they could be bound to dynamically at run time. However, existing methods...

Rotation –Invariant Fingerprint Identification System

The fingerprint is the most widely used Biometric. The main focus of Intelligent Fingerprint Recognition System is to improve accuracy and efficiency. This system uses an algorithm for recovering translation parameters f...

A Proficient Low Power Logarithmic Multiplier Using Iterative Pipeline Technique

Multiplication is the basic function performed in digital signal processors (DSP) and multimedia processors. Applications in DSP heavily rely on multiplication with high performance as a prime target but the major re...

Modified Microstrip Antenna with Defected Ground

In this paper a novel rectangular microstrip antenna is presented. Proposed design is employing a modified structure of microstrip antenna with defected ground structure (DGS) to perform over a large return loss. In t...

Download PDF file
  • EP ID EP8358
  • DOI -
  • Views 358
  • Downloads 22

How To Cite

M. Mariya Shanthi, Dr. T. V. U. Kiran Kumar (2013). VLSI Implementation of Fixed-Width Booth Multiplier Based on PEB Circuit. International Journal of Electronics Communication and Computer Technology, 3(4), 456-459. https://europub.co.uk/articles/-A-8358