VLSI Implementation of Fixed-Width Booth Multiplier Based on PEB Circuit
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2013, Vol 3, Issue 4
Abstract
This paper investigates methods of implementing binary multiplication with the smallest possible latency. A probabilistic estimation bias (PEB) circuit for a fixed-width two’s complement Booth multiplier is proposed for this investigation. The implementations developed for this study to indicate that traditional Booth encoded multipliers are superior in layout area, power, and delay to non-Booth encoded multiplier.
Authors and Affiliations
M. Mariya Shanthi| M. Tech (VLSI Design) Bharath University, Chennai, India, Dr. T. V. U. Kiran Kumar| Head, M. Tech, VLSI Design, Bharath University, Chennai, India
Keywords
Related Articles
- EP ID EP8358
- DOI -
- Views 382
- Downloads 22
Atmospheric Turbulence and Pointing Errors Effects in the Performance Matrices of Wireless Optical Links
The average channel capacity and bit error rate parameters of free space optical link under atmospheric turbulence modelled by Gamma-Gamma distribution and Kdistribution respectively with pointing error effects has bee...
Biometric Integration for Improved e-Business Applications
The aim of this project works was to design a framework for biometric authentication and integration scheme by means of biometrics characteristic to secure web applications and E-business authentication to improve se...
Medical image Feature Extraction: A Survey
This paper reviews feature extraction methods as it relates to medical image processing. Centrality of feature extraction stage in image processing cannot be over-emphasized. Advancements in medical image processing has...
A Survey On Machine Learning Techniques Used in Tracking Livestock in Rural Areas using Wireless Sensor Networks
There are many countries where livestock plays a major role in the country’s economy and livelihood for the people in the country. Wireless Sensor Network (WSN) can be a good potential for implementing tracking and m...
Advance Technique in Demodulation of Non-Coherent Binary Phase Shift Keying
Demodulation of Non Coherent Binary Phase Shift Keying, by using STEL -2110A Chip Circuitry VDSP++4.5 software Technique, Both Time and Frequency recovery of the signal is possible, but in this paper only timing recovery...