VLSI Implementation of Fixed-Width Booth Multiplier Based on PEB Circuit
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2013, Vol 3, Issue 4
Abstract
This paper investigates methods of implementing binary multiplication with the smallest possible latency. A probabilistic estimation bias (PEB) circuit for a fixed-width two’s complement Booth multiplier is proposed for this investigation. The implementations developed for this study to indicate that traditional Booth encoded multipliers are superior in layout area, power, and delay to non-Booth encoded multiplier.
Authors and Affiliations
M. Mariya Shanthi| M. Tech (VLSI Design) Bharath University, Chennai, India, Dr. T. V. U. Kiran Kumar| Head, M. Tech, VLSI Design, Bharath University, Chennai, India
Keywords
Related Articles
- EP ID EP8358
- DOI -
- Views 410
- Downloads 22
Image Enhancement for Visual Impairments
Image Enhancement techniques which improve the quality (clarity) of images for human viewing, removing blurring and noise, increasing contrast, and revealing. This enhancer accommodates most of the image enhancement t...
Digitally Programmable Floating Impedance Multiplier using DVCC
A novel digitally programmable floating impedance multiplier is presented. It is realized using differential voltage current conveyor and a digital control module. Digitally programmable floating impedance multipliers...
Emotion Detection Using EEG Signal Analysis
This paper focus on various techniques for emotion extraction and emotion classification methods using EEG analysis, and various database for EEG are summarized. In the feature extraction techniques, discrete wavelet...
Channel Estimation with Extended Kalman Filter for Fading Channels
Channel estimation is simply defined as the process of characterizing the effect of the physical channel on the input sequence. They may or may not contain the transmission of a training sequence. Data based channel esti...
The State of the Art in Locally Distributed Web-Server Systems
The paper describes a novel algorithms for a load balancer, allocates the work to the clusters of SIP server. The several load balancing algorithms for distributing Session Initiation Protocol (SIP) request to a cluster...