A COMPARATIVE STUDY OF DIFFERENT TYPES OF MIXER TOPOLOGIES
Journal Title: ICTACT Journal on Microelectronics - Year 2016, Vol 2, Issue 1
Abstract
In this paper, a comparative study of different types of mixer topologies is presented. Gilbert cell is widely used as core of the mixer because it provides high conversion gain, good port-to-port isolation and low even-order distortion. It is found that the linearity of mixer is very good for Multi-Tanh technique by incorporating multiple differential trans-conductance stage but it reaches to very low conversion gain whereas, use of current bleeding technique increase linearity and conversion gain of the mixer by adding current source to increase the bias current at the expense of power consumption. A very low value of noise figure can be achieved with the switched biasing technique by replacing current source with parallel connected nMOS transistors but due to use of the transistor in place of tail current source, linearity is degraded and more power is consumed. Folded Cascode Technique is used to reduce DC supply voltage by folding the LO switching stage with pMOS transistors in switching stage but it degrades the noise figure. Bulk-driven technique can be employed to lower down the power consumption by providing the switching action via the gate of LO (RF) and amplification by the bulk of LO (RF) transistors, however it reduces the linearity. High linearity is obtained by using CCPD (Cross coupled post distortion) technique by cancelling of third order derivatives but it decreases the conversion gain and consume more power due to increase in the number of auxiliary transistors. MGTR enables to achieve high linearity by incorporating auxiliary transistor but it decreases the overall conversion gain and increases noise figure of the mixer. So it is observed that there is a trade-off among the performance metrics, i.e., conversion gain, noise figure linearity, and power consumption of the mixer.
Authors and Affiliations
Rahul Sharma, Abhay Chaturvedi, Manish Kumar
Keywords
Related Articles
- EP ID EP198126
- DOI 10.21917/ijme.2016.0031
- Views 127
- Downloads 0
VLSI IMPLEMENTATION OF HIGH SPEED AREA EFFICIENT ARITHMETIC UNIT USING VEDIC MATHEMATICS
High speed Arithmetic Units (AUs) are widely used in architectures used in signal and image processing applications. AUs involve multi-functions and have multiplier as the critical element. In this paper, we present desi...
DESIGN AND IMPLEMENTATION OF LOW-NOISE AMPLIFIER FOR ULTRA-WIDEBAND RECEIVER IN 180nm CMOS TECHNOLOGY
This paper presents an ultra-wideband (UWB) low noise amplifier (LNA) using two stage cascading topology to obtain high gain. Inductive degeneration and peaking inductor techniques are used to obtain wideband matching an...
A NOVEL FINFET BASED APPROACH FOR THE REALIZATION OF TERNARY GATES
The Scaling of conventional Complementary Metal Oxide Semiconductors (CMOSs) has been facing problems such as short channel effect due to hot electron effect and leakage power. Fin Field Effect Transistor (FinFET) is con...
MEMRISTOR EMULATOR USING MCP3208 AND DIGITAL POTENTIOMETER
In this paper, we are using memristor emulator made up of a Digital Potentiometer (DigPot) and microcontroller (Arduino). Mostly the emulator is composed of off-the-shelf electronic component. Here we are using MCP3208 m...
DESIGN AND ANALYSIS OF MICROSTRIP PATCH ARRAY ANTENNA FOR WLAN APPLICATIONS
In this paper, a rectangular slotted microstrip patch array antenna is proposed and designed for wireless local area network applications. A single patch, 1x2, 1x4 and 1x8 patch array antenna is designed and the impacts...