A Cost Effective Design of Reversible Single Precision Floating Point Multiplier

Abstract

The emerging computing technologies like quantum computing, optical computing, low power computing etc. make use of reversible logic. Also applications like image processing and signal processing make use of floating point (FP) multiplications as the major operations. In this paper we propose the design of a low power, cost effective reversible floating point multiplier for such applications. The proposed design is comparable with the reversible FP multipliers discussed in the literature so far. The proposed design using TSG gates is cost effective in terms of the number of quantum gates and the garbage outputs compared to the existing ones. Since it has been proved that the ‘4 x 4’ TSG gate [4] can work singly as a reversible full adder with only two garbage outputs, it is an optimal reversible full adder with universal functionalities. Hence the proposed design yields an optimal floating point multiplier in terms of quantum cost and garbage outputs. The proposed design has three stages - partial product generation, compression using 4:2 TSG compressors and the final stage which consists of TSG adders to generate the resultant product. The proposed design of 32 x 32 bit FP multiplier is illustrated using TSG gates which show that the number of garbage outputs in each 8X8 multiplier is reduced significantly.

Authors and Affiliations

Malathi S. R, Akshaya Venugopal, Pavithra Sarathy

Keywords

Related Articles

Analog To Digital Converter Architectural And Characterstic Based Comparative Analysis

Selecting the proper ADC for a particular application appears to be a formidable task, considering the thousands of converters currently in the market. A direct approach is to go right to the selection guides and par...

A NOVEL APPROACH FOR DATA PUBLISHING IN MINING

In recent years, advances in technology have lead to an increase in the capability to store and record personal data about consumers and individuals. This has guide to concerns that the personal data may be misused for...

A Novel Protocol To Implement The Solution On Mobile And Desktop Machine For Location Based Queries

We put into practice an answer on a desktop machine and a mobile device to measure the competence of our protocol. We also bring in a safety replica and examine the safety in the circumstance of our protocol. At leng...

Accurate Alignment of Search Result Records from Web Data Base

Most search engines are returning results page that are come from structured databases. This type of search engines also referred as web databases. Each results page contains search results records and each record con...

Switched Boost Inverter for Standalone DC Nanogrid Applications

Switched boost inverter (SBI) is a singlestage power converter derived from Inverse Watkins Johnson topology. Unlike the traditional buck-type voltage source inverter (VSI), the SBI can produce an ac output voltage th...

Download PDF file
  • EP ID EP27535
  • DOI -
  • Views 350
  • Downloads 8

How To Cite

Malathi S. R, Akshaya Venugopal, Pavithra Sarathy (2013). A Cost Effective Design of Reversible Single Precision Floating Point Multiplier. International Journal of Research in Computer and Communication Technology, 2(1), -. https://europub.co.uk/articles/-A-27535