A Cost Effective Design of Reversible Single Precision Floating Point Multiplier

Abstract

The emerging computing technologies like quantum computing, optical computing, low power computing etc. make use of reversible logic. Also applications like image processing and signal processing make use of floating point (FP) multiplications as the major operations. In this paper we propose the design of a low power, cost effective reversible floating point multiplier for such applications. The proposed design is comparable with the reversible FP multipliers discussed in the literature so far. The proposed design using TSG gates is cost effective in terms of the number of quantum gates and the garbage outputs compared to the existing ones. Since it has been proved that the ‘4 x 4’ TSG gate [4] can work singly as a reversible full adder with only two garbage outputs, it is an optimal reversible full adder with universal functionalities. Hence the proposed design yields an optimal floating point multiplier in terms of quantum cost and garbage outputs. The proposed design has three stages - partial product generation, compression using 4:2 TSG compressors and the final stage which consists of TSG adders to generate the resultant product. The proposed design of 32 x 32 bit FP multiplier is illustrated using TSG gates which show that the number of garbage outputs in each 8X8 multiplier is reduced significantly.

Authors and Affiliations

Malathi S. R, Akshaya Venugopal, Pavithra Sarathy

Keywords

Related Articles

Design Of Ternary Arithmetic Circuits Using QDGFET

This paper presents a novel design of ternary arithmetic circuits like half-adder and multiplier using quantum dot field effect transistors. Due to the change in threshold voltage over the range QDGFETs produce one i...

Embedding of Data in Motion Vectors by Using Steganography Concept

This paper applies steganography algorithm in videos. In the proposed method, we take GOP techniques which are nothing but video algorithms so we use advantage of prediction types of MPEG bit streams to embed waterma...

Effective Business Analytics using Prefetching Technique

Nowadays, the Web is a vital resource in conducting business apart from information search and entertainment. Predicting users shopping pattern, finding frequent buyers and popular product identification in the e-co...

Design a pattern generator with low switching activity to test complex combinational logic with high test coverage

In circuit large number of combinational logic used so logic depth is large, so it is impossible to test every fault with other techniques because it’s take more time. In order to increase speed of an algorithm for te...

Nomadic Transmitting Alignment in File Exhaustive Wireless Networks

In this paper, we are attentive in reducing the delay and increasing the period of occurrence in wireless sensor networks for which events occur infrequently. The most of the energy is consumed in such systems when t...

Download PDF file
  • EP ID EP27535
  • DOI -
  • Views 369
  • Downloads 8

How To Cite

Malathi S. R, Akshaya Venugopal, Pavithra Sarathy (2013). A Cost Effective Design of Reversible Single Precision Floating Point Multiplier. International Journal of Research in Computer and Communication Technology, 2(1), -. https://europub.co.uk/articles/-A-27535