FPGA Bit-stream Compression Using Run-length Encoding

Abstract

Reconfigurable system uses bit-stream compression to reduce the bit-stream size and the memory requirement. The communication bandwidth is improved reducing the reconfiguration time. Existing research has explored efficient compression with slow decompression or fast decompression at the cost of compression efficiency. This paper proposes a decode-aware compression technique to improve both compression and decompression efficiencies. The three major contributions of this paper are: i) Efficient bitmask selection technique that can create a large set of matching patterns; ii) Proposes a bitmask based compression using the bitmask and dictionary selection technique that can significantly reduce the memory requirement iii) Efficient combination of bitmask-based compression and run length encoding of repetitive patterns.

Authors and Affiliations

P. M. Sandeep| P.G. Scholar ,M.E.VLSI Design Sri Ramakrishna Engineering College Coimbatore, India, C. S Manikandababu| Assistant Professor, M.E. VLSI Design Sri Ramakrishna Engineering College Coimbatore, India

Keywords

Related Articles

A 1.8V and 2GHz Inductively Degenerated CMOS Low Noise Amplifier

This paper presents the design and simulation of Low Noise Amplifier (LNA) in a 0.18?m CMOS technology. The LNA function is to amplify extremely low noise amplifier without adding noise and preserving required signal to...

An Efficient Technique of Image Clustering using Limited Devices

Data mining technique provides several facilities to facilitate several tasks related with large amount of data. Among these tasks the very common ones are association rule mining, classification and clustering. Clusteri...

A Global Nearest-Neighbour Depth Learning Based Automatic 2D to 3D image and Video Conversion

Despite a significant growth in the last few years, the availability of 3D content is still dwarfed by that of its 2D counterpart. In order to close this gap, many 2D-to-3D image and video conversion methods have been...

License Plate Recognition System based on Image Processing Using Labview

A License plate recognition (LPR) system is one kind of an intelligent transport system and is of considerable interest because of its potential applications in highway electronic toll collection and traffic monitoring s...

A Web Usage Mining Framework for Business Intelligence

In this paper, we introduce a web mining solution to business intelligence to discover hidden patterns and business strategies from their customer and web data. We propose a new framework based on web mining technology....

Download PDF file
  • EP ID EP8343
  • DOI -
  • Views 379
  • Downloads 26

How To Cite

P. M. Sandeep, C. S Manikandababu (2013). FPGA Bit-stream Compression Using Run-length Encoding. International Journal of Electronics Communication and Computer Technology, 3(2), 386-389. https://europub.co.uk/articles/-A-8343