IMPLEMENTATION OF SOFT PROCESSOR BASED SOC FOR JPEG COMPRESSION ON FPGA
Journal Title: ICTACT Journal on Microelectronics - Year 2015, Vol 1, Issue 1
Abstract
With the advent of semiconductor process and EDA tools technology, IC designers can integrate more functions. However, to reduce the demand of time-to-market and tackle the increasing complexity of SoC, the need of fast prototyping and testing is growing. Taking advantage of deep submicron technology, modern FPGAs provide a fast and low-cost prototyping with large logic resources and high performance. So the hardware is mapped onto an emulation platform based on FPGA that mimics the behaviour of SOC. In this paper we use FPGA as a system on chip which is then used for image compression by 2-D DCT respectively and proposed SoC for image compression using soft core Microblaze. The JPEG standard defines compression techniques for image data. As a consequence, it allows to store and transfer image data with considerably reduced demand for storage space and bandwidth. From the four processes provided in the JPEG standard, only one, the baseline process is widely used. Proposed SoC for JPEG compression has been implemented on FPGA Spartan-6 SP605 evaluation board using Xilinx platform studio, because field programmable gate array have reconfigurable hardware architecture. Hence the JPEG image with high speed and reduced size can be obtained at low risk and low power consumption of about 0.699W. The proposed SoC for image compression is evaluated at 83.33MHz on Xilinx Spartan-6 FPGA.
Authors and Affiliations
Swarna K S V, David Solomon Raju Y
Keywords
Related Articles
- EP ID EP197880
- DOI 10.21917/ijme.2015.0001
- Views 131
- Downloads 0
VDTA BASED GROUNDED TO FLOATING ADMITTANCE ELECTRONICALLY CONVERTER
The Field Programmable Gate Array (FPGA) devices are quickly replacing the microcontrollers for embedded applications since they offer both the performance of hardware and flexibility of software In this article, a new g...
PERMANENT MISMATCH FAULT IDENTIFICATION OF PHOTOVOLTAIC CELLS USING ARDUINO
Over the past few years, various industries have learned that photovoltaic (PV) system fault protection must be refined to include additional fault protection that is not provided in most of the existing PV system instal...
DESIGN AND SIMULATION OF DRIFT-DIFFUSION AND HYDRODYNAMIC MODELS FOR AlGaN/GaN HEMTs
Gallium Nitride based HEMTs because of their peculiar material properties are widely used to realize high power, high frequency communication device and very much suitable for bio-sensing application. But to realize AlGa...
FPGA IMPLEMENTATION OF A PSEUDO NOISE SEQUENCE USING CHAOTIC TENT MAP FOR SATELLITE COMMUNICATION
Pseudo Noise (PN) sequences are an integral part of satellite navigation system. In the past few years’ modernization of these systems had led to the addition of new frequency signals or bands such as the L1c and L5 sign...
ANALYSIS OF STATIC NOISE MARGIN FOR NOVEL POWER GATED SRAM
Data stability is one of the important parameter of SRAM with scaling of CMOS technology. However the move to nanometer technology not only nodes has increased, but the variability in device characteristics has also incr...