Power Optimization In Digital Circuits Using Scan-Based BIST

Abstract

Technology provides smaller, faster and lower energy devices which allow more powerful and compact circuit- ry. Thermal and shot-noise estimations alone suggest that the fault rate of an individual Nano scale device may be orders of magnitude higher than today’s devices. For that purpose, going for Built in self-test (BIST). BIST-test patterns are generated and applied to the cir- cuitunder-test (CUT) by on-chip hardware and minimizing hardware overhead is a major concern of BIST implementation. This Paper presents a low hardware overhead test pattern generator (TPG) for scan-based built-in self-test (BIST). The proposed BS-LFSR for test-per-scan BISTs is based upon some new observations concerning the num- ber of transitions produced at the output of an LFSR. The average and peak power is reduced while capturing the vectors by using scan chain reordering. BS-LFSR is combined with a scan-chain-ordering algorithm that orders the cells in a way that reduces the average and peak power in the test cycle or while scanning out a re- sponse to a signature analyzer. The problem of the cap- ture power will be solved by using a novel algorithm that will reorder some cells in the scan chain in such a way that minimizes the Hamming distance between the ap- plied test vector and the captured response in the test cycle. This technique of reducing power consumption significantly increases the test application time.

Authors and Affiliations

Ramakrishna Porandla, Gella Ravikanth, Podili Ramu

Keywords

Related Articles

Low Power 10 PAM Transmitter Using Mixed Signal Design Approach

The mixed signal design approach for 10- level pulse amplitude modulation (10-PAM) transmitter which transmit 4-bit per symbol. The frequency is reduced thereby the power dissipation is greatly reduced. The data rate...

Representing Competent Revocable Data Access Influence for Multi-Authority Cloud Storage

Cloud computing is rising immensely because of its points of interest and the adaptable storage administrations provided by it. Because of this the quantity of clients has come to at the top. Clearly the clients will...

Implementation of Grid Based Distributed 3P4W System Using ANFIS Control

The increase in global energy demand and load demand, the Renewable Energy Sources (RES) are increasingly connected in the distribution systems which utilises power electronics Converters/Inverters. This paper sugges...

Road Crosser Warning Signal System Using Digital Video Image Processing

Object detection is the fundamental step in video analysis in many applications. Existing motion based methods are limited to detect the moving object when coping with dynamic background and non rigid foreground motio...

Estimation of Complexity of the Regenerator Placement Problem in Optical Networks

Placement of regenerators in optical networks has attracted the attention of recent research works in optical networks. In this problem, we are given a network with an underlying topology of a graph and with a set o...

Download PDF file
  • EP ID EP27588
  • DOI -
  • Views 317
  • Downloads 4

How To Cite

Ramakrishna Porandla, Gella Ravikanth, Podili Ramu (2013). Power Optimization In Digital Circuits Using Scan-Based BIST. International Journal of Research in Computer and Communication Technology, 2(6), -. https://europub.co.uk/articles/-A-27588