Power Optimization In Digital Circuits Using Scan-Based BIST
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2013, Vol 2, Issue 6
Abstract
Technology provides smaller, faster and lower energy devices which allow more powerful and compact circuit- ry. Thermal and shot-noise estimations alone suggest that the fault rate of an individual Nano scale device may be orders of magnitude higher than today’s devices. For that purpose, going for Built in self-test (BIST). BIST-test patterns are generated and applied to the cir- cuitunder-test (CUT) by on-chip hardware and minimizing hardware overhead is a major concern of BIST implementation. This Paper presents a low hardware overhead test pattern generator (TPG) for scan-based built-in self-test (BIST). The proposed BS-LFSR for test-per-scan BISTs is based upon some new observations concerning the num- ber of transitions produced at the output of an LFSR. The average and peak power is reduced while capturing the vectors by using scan chain reordering. BS-LFSR is combined with a scan-chain-ordering algorithm that orders the cells in a way that reduces the average and peak power in the test cycle or while scanning out a re- sponse to a signature analyzer. The problem of the cap- ture power will be solved by using a novel algorithm that will reorder some cells in the scan chain in such a way that minimizes the Hamming distance between the ap- plied test vector and the captured response in the test cycle. This technique of reducing power consumption significantly increases the test application time.
Authors and Affiliations
Ramakrishna Porandla, Gella Ravikanth, Podili Ramu
Design and Analysis of an Efficient Object Tracking System using Modified Mean Shift Tracking
Object tracking is the process of locating a moving object (or multiple objects) over time using a camera. It has a variety of uses, some of which are: human-computer interaction, security and surveillance, video com...
WSN Based Industrial Environmental Monitoring System Using µC/OS-II
The paper describes the performance and functional characteristics of arm7 embedded microprocessor and Micro C/OS-II based wireless sensor node (WSN) in monitoring the parameters such as temperature, humidity, gas an...
Cybernetic Technology Utility: Scrupulous Heroes v. Unscrupulous Individuals – Ending Corruption in SA
Corruption on South African (SA) roads is so overwhelming that it has reached such proportions where some motorists now see it as the only way to go. On the contrary, things seem to have started turning the other way...
DISCOVERING OPTIMUM FORWARDER LIST IN MULTICAST WIRELESS SENSOR NETWORK
Routing Protocol design for wireless networks is problem area that has two essential requirements. Minimize energy cost and maximize network throughput. Wireless Sensor Network consists of sensor devices which senso...
Analysis of Face Recognition using PCA and Neural Networks
Face Recognition System could be a laptop application that is employed to spot or verify someone during a digital image, supported digital image process and is a vigorous space of analysis. The Face Recognition Syste...