Power Optimization In Digital Circuits Using Scan-Based BIST

Abstract

Technology provides smaller, faster and lower energy devices which allow more powerful and compact circuit- ry. Thermal and shot-noise estimations alone suggest that the fault rate of an individual Nano scale device may be orders of magnitude higher than today’s devices. For that purpose, going for Built in self-test (BIST). BIST-test patterns are generated and applied to the cir- cuitunder-test (CUT) by on-chip hardware and minimizing hardware overhead is a major concern of BIST implementation. This Paper presents a low hardware overhead test pattern generator (TPG) for scan-based built-in self-test (BIST). The proposed BS-LFSR for test-per-scan BISTs is based upon some new observations concerning the num- ber of transitions produced at the output of an LFSR. The average and peak power is reduced while capturing the vectors by using scan chain reordering. BS-LFSR is combined with a scan-chain-ordering algorithm that orders the cells in a way that reduces the average and peak power in the test cycle or while scanning out a re- sponse to a signature analyzer. The problem of the cap- ture power will be solved by using a novel algorithm that will reorder some cells in the scan chain in such a way that minimizes the Hamming distance between the ap- plied test vector and the captured response in the test cycle. This technique of reducing power consumption significantly increases the test application time.

Authors and Affiliations

Ramakrishna Porandla, Gella Ravikanth, Podili Ramu

Keywords

Related Articles

DISCOVERING OPTIMUM FORWARDER LIST IN MULTICAST WIRELESS SENSOR NETWORK

Routing Protocol design for wireless networks is problem area that has two essential requirements. Minimize energy cost and maximize network throughput. Wireless Sensor Network consists of sensor devices which senso...

VLSI Implementation and Design of Digital Modulation Using Xilinx

In this Paper, Digital Modulators is designed and Implemented using XILINX ISE Tool based on Very Large Scale Integration (VLSI). This is majorly to implement and obtain digitalize signals in softwaredefined radio (SD...

A Dispersed Mobile Q&A Coordination Rooted In Set of Connections

Social internet searchers like Google, Bing answer truthful inquiries yet the late research endeavours have been centred around the social based question and answer (Q&A) framework which determines non-accurate quest...

COMPARISON AND STATISTICAL ANALYSIS OF NAM AND NORMAL SPEECH PROCESSING USING WAVELET TRANSFORM

In this, we present statistical approaches to enhance body-conducted unvoiced speech for silent speech communication using wavelet transform. So far Analysis of NAM speech has been made only using HMM (Hidden Markov...

DESIGN AND IMPLEMENTATION OF ARM INTELLIGENT MONITORING SYSTEM USING ZIGBEE

In this paper the research method of Laboratory Intelligent monitoring System based on Zigbee is elaborated, and the hardware design and software design are discussed. Sensors controlling board collect the data to we...

Download PDF file
  • EP ID EP27588
  • DOI -
  • Views 318
  • Downloads 4

How To Cite

Ramakrishna Porandla, Gella Ravikanth, Podili Ramu (2013). Power Optimization In Digital Circuits Using Scan-Based BIST. International Journal of Research in Computer and Communication Technology, 2(6), -. https://europub.co.uk/articles/-A-27588