Power Optimization In Digital Circuits Using Scan-Based BIST
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2013, Vol 2, Issue 6
Abstract
Technology provides smaller, faster and lower energy devices which allow more powerful and compact circuit- ry. Thermal and shot-noise estimations alone suggest that the fault rate of an individual Nano scale device may be orders of magnitude higher than today’s devices. For that purpose, going for Built in self-test (BIST). BIST-test patterns are generated and applied to the cir- cuitunder-test (CUT) by on-chip hardware and minimizing hardware overhead is a major concern of BIST implementation. This Paper presents a low hardware overhead test pattern generator (TPG) for scan-based built-in self-test (BIST). The proposed BS-LFSR for test-per-scan BISTs is based upon some new observations concerning the num- ber of transitions produced at the output of an LFSR. The average and peak power is reduced while capturing the vectors by using scan chain reordering. BS-LFSR is combined with a scan-chain-ordering algorithm that orders the cells in a way that reduces the average and peak power in the test cycle or while scanning out a re- sponse to a signature analyzer. The problem of the cap- ture power will be solved by using a novel algorithm that will reorder some cells in the scan chain in such a way that minimizes the Hamming distance between the ap- plied test vector and the captured response in the test cycle. This technique of reducing power consumption significantly increases the test application time.
Authors and Affiliations
Ramakrishna Porandla, Gella Ravikanth, Podili Ramu
Keywords
Related Articles
- EP ID EP27588
- DOI -
- Views 319
- Downloads 4
A Cryptographic Based Implementation Of Secure Hash Algorithm By Using Microblaze Processor
Hash function is simply an algorithm that takes a string of any length and reduces it to a unique fixed length string. Hash functions are used to ensure data and message integrity, password validity as well as the bas...
Pulse Triggered Flip-Flop Design With Conditional Pulse Enhancement
In this paper a new technique is proposed based on the comparison between Conventional Transistorized Flip-flop and Data transition Look ahead D flip flop here we are checking the working of CDMFF and the conventiona...
Implementation And Analogy Of Fast Adder Using Fpga
Fast adder is a type of an adder used in digital logic to implement speed by reducing the amount of time required to determine the carry bit. this paper deals with high data rate of implementation of adders on the fie...
Short Term Load Forecasting Using Artificial Neural Networks
The main objective of the paper is to forecast the load for the next 24 hours, as well one week, considering one month of load data. Load forecasting is an important problem in the operation and planning of electrica...
Design of Low Power FPGA using Autonomous Power Gating and LEDR Encoding
The most important key challenge in the IC scaling era is to deliver high performance solutions in the process of minimizing power, area and cost. The main objective of this paper is to reduce power consumption by co...