Test Power Optimization with Recordering of Genetic Test Vectors for VLSI Circuits

Abstract

Power optimization is one of the important challenges in VLSI circuit for testing engineers. Larger power dissipation becomes the reason for overheating and with every increase in 10oC in operating temperature, failure rates for the component on a chip doubles. Power dissipation is directly proportional to switching activities of the components on Integrated Circuits. Power optimization is possible only by minimizing the toggling count (switching activity) for combinational and sequential components on a chip area. This paper describes novel technique of power optimization by rearranging the test patterns generated by Genetic Algorithm. The logic discussed here calculates and re-arrange these genetic test patterns according to minimum toggling arrangement of test patterns. This algorithm is applied on the ISCAS85 and ISCAS89 benchmark circuits. The experimental results show that maximum power dissipation in the combinational and sequential logic circuits are reduced by the average of 31% and 36% respectively.

Authors and Affiliations

Balwinder SINGH, Sukhleen Bindra NARANG, Arun KHOSLA

Keywords

Related Articles

Integration of Network Coding Techniques in Future Internet Architectures

The paper introduces several new methods and experimental results on the integration of Network Coding techniques into the architectures proposed for the future Internet. Also, there are shortly presented some of the mai...

Safe Pre-Pass Software Bypassing for Transport Triggered Processors

The Transport Triggered Architecture is an architectural style where the internal transport buses of a processor are exposed in the instruction set. Since software has full control over data transports, data can be direc...

Using Dynamic Time Warping Algorithm Optimization For Fast Human Action Recognition

In this paper, we present an approach based on dynamic programming and neural network for recognition and matching human action. Each human action is represented by the angular motion of the body parts. Each body part an...

Simplification Of A Link Performance Prediction Method Based On Mutual Information

In this paper, we propose a method to predict the block error rate performance of the wireless links in OFDM communication systems. Our approach relies on a performance prediction methodology that uses the mean mutual in...

Maximum Power Point Tracking Simulator In Charging Photovoltaic Systems

The task of Maximum Power Point Tracking (MPPT) is to operate with photovoltaic (PV) modules in a manner that allows them to produce all the power they are capable of. In this paper a system for modeling different MPPT a...

Download PDF file
  • EP ID EP97982
  • DOI -
  • Views 110
  • Downloads 0

How To Cite

Balwinder SINGH, Sukhleen Bindra NARANG, Arun KHOSLA (2012). Test Power Optimization with Recordering of Genetic Test Vectors for VLSI Circuits. Acta Technica Napocensis- Electronica-Telecomunicatii (Electronics and Telecommunications), 53(2), 1-5. https://europub.co.uk/articles/-A-97982