Test Power Optimization with Recordering of Genetic Test Vectors for VLSI Circuits
Journal Title: Acta Technica Napocensis- Electronica-Telecomunicatii (Electronics and Telecommunications) - Year 2012, Vol 53, Issue 2
Abstract
Power optimization is one of the important challenges in VLSI circuit for testing engineers. Larger power dissipation becomes the reason for overheating and with every increase in 10oC in operating temperature, failure rates for the component on a chip doubles. Power dissipation is directly proportional to switching activities of the components on Integrated Circuits. Power optimization is possible only by minimizing the toggling count (switching activity) for combinational and sequential components on a chip area. This paper describes novel technique of power optimization by rearranging the test patterns generated by Genetic Algorithm. The logic discussed here calculates and re-arrange these genetic test patterns according to minimum toggling arrangement of test patterns. This algorithm is applied on the ISCAS85 and ISCAS89 benchmark circuits. The experimental results show that maximum power dissipation in the combinational and sequential logic circuits are reduced by the average of 31% and 36% respectively.
Authors and Affiliations
Balwinder SINGH, Sukhleen Bindra NARANG, Arun KHOSLA
Keywords
Related Articles
- EP ID EP97982
- DOI -
- Views 100
- Downloads 0
Study of the Decoding Complexity for Rateless Erasure Codes
Over the Internet, bit errors within the data packets translate into packet losses at the higher layers of the OSI model, yielding a packet erasure channel. Modern erasure correcting codes promise to offer a very simple...
Broadband Power Amplifier Nonlinearity Cancellation in OFDM Systems
One drawback of OFDM systems is the high peak-to-average power ratio, which imposes strong requirements on the linearity of power amplifiers (PAs). Such linearity requirements translate into high back-off that results in...
Modified Setting Numerical Distance Protection Of Power Transmission Line In Presence of TCSC Using IEC 62850 Communication Protocol
This paper presents a study of the performance of numerical distance relay for a 400 kV electrical transmission line compensated by series Flexible AC Transmission System (FACTS) i.e. Thyristor Controlled Series Capacito...
Multi Binary Turbo Coded WOFDM Performance in Flat Rayleigh Fading Channels
In this paper, the application of Multi Binary Turbo Codes (MBTCs) to two multicarrier modulation techniques used for transmission in the flat radio fading channel is studied. Thus, the performance of the coded versions...
Illustration Of Automatic Digital Synthesis For Camellia-128 Cipher Algorithm
Advances in the integrated circuit (IC) industry have enabled the integration of millions of transistors on a single chip. In these circumstances the task of the circuit designer is ever more demanding. Recent trends in...