A Proficient Low Power Logarithmic Multiplier Using Iterative Pipeline Technique

Abstract

Multiplication is the basic function performed in digital signal processors (DSP) and multimedia processors. Applications in DSP heavily rely on multiplication with high performance as a prime target but the major requirement is complex data handling. So, logarithmic multiplier is a practical solution for DSP functions that performs multiplication using simple addition operation. The LNS system offers speed, cost and delay at the expense of accuracy. Thus, they are most suitable for DSP applications which have the capacity to tolerate errors at minimal errors. This paper presents 16-bit logarithmic multiplier based on the Mitchell’s algorithm. This multiplier is designed with four error correction circuits using iterative pipeline technique to achieve a arbitrary accuracy with low power consumption. The proposed design reduces the maximum relative error to 0.029%, which is tolerable in DSP applications. The proposed architecture is simulated in VHDL by using ISIM simulator of XST (Xilinx synthesis Tool) at 25MHz frequency using device 3 xc3s1500-5fg676 FPGA chip.

Authors and Affiliations

Harinder Kaur| Electronics and Communication Engineering Chandigarh University,Gharuan, Punjab, India, Mr. Gurinderpal Singh| Assistant Professor Department of Electronics and Communication Engineering Chandigarh University,Gharuan, Punjab, India, Ms. Geetanjali Wasson| Assistant Professor Department of Electronics and Communication Engineering Chandigarh University,Gharuan, Punjab, India

Keywords

Related Articles

Design of Pulse Triggered FlipFlop for Low Power Applications

Most important challenge in modern VLSI design along with area and speed is the power consumption. Flip flop is the basic element in digital system which plays very important role. In this paper, a low power pulse tri...

Linear Predictive Vocoder

The paper discusses linear predictive coder and decoder for speech signals. The basic idea behind linear predictive analysis is that a speech sample can be approximated as a linear combination of past speech samples. The...

A Study on Human Eye Detection in a Color Image Based on Harris Corner Detector and Sobel Edge Operator

A study is made to detect human eye from a color face image (in RGB space) using Harris corner detector and Sobel edge operator. Morphological operation like dilation and erosion are also applied to make the edge of the...

Double Stacked Gates MOSFET Technology In both Planar as well as 3D Gate(Finfet) MOSFET’s

This paper describes the performance of a planar mosfet as well as the performance of finfet mosfet when dual gate layers are used on the same side of the mosfet channel with separate gate oxide layers, thus providing...

Design of Data Acquisition System for a Base Transceiver System Room Using ARM Processor

The main aim of this work is to design a system for reducing the wastage of electricity in BTS room and also to handle the scarcity of electricity which causing serious dislocation in all spheres of life. Here we are...

Download PDF file
  • EP ID EP8418
  • DOI -
  • Views 334
  • Downloads 19

How To Cite

Harinder Kaur, Mr. Gurinderpal Singh, Ms. Geetanjali Wasson (2014). A Proficient Low Power Logarithmic Multiplier Using Iterative Pipeline Technique. International Journal of Electronics Communication and Computer Technology, 4(5), 730-736. https://europub.co.uk/articles/-A-8418