A Proficient Low Power Logarithmic Multiplier Using Iterative Pipeline Technique
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2014, Vol 4, Issue 5
Abstract
Multiplication is the basic function performed in digital signal processors (DSP) and multimedia processors. Applications in DSP heavily rely on multiplication with high performance as a prime target but the major requirement is complex data handling. So, logarithmic multiplier is a practical solution for DSP functions that performs multiplication using simple addition operation. The LNS system offers speed, cost and delay at the expense of accuracy. Thus, they are most suitable for DSP applications which have the capacity to tolerate errors at minimal errors. This paper presents 16-bit logarithmic multiplier based on the Mitchell’s algorithm. This multiplier is designed with four error correction circuits using iterative pipeline technique to achieve a arbitrary accuracy with low power consumption. The proposed design reduces the maximum relative error to 0.029%, which is tolerable in DSP applications. The proposed architecture is simulated in VHDL by using ISIM simulator of XST (Xilinx synthesis Tool) at 25MHz frequency using device 3 xc3s1500-5fg676 FPGA chip.
Authors and Affiliations
Harinder Kaur| Electronics and Communication Engineering Chandigarh University,Gharuan, Punjab, India, Mr. Gurinderpal Singh| Assistant Professor Department of Electronics and Communication Engineering Chandigarh University,Gharuan, Punjab, India, Ms. Geetanjali Wasson| Assistant Professor Department of Electronics and Communication Engineering Chandigarh University,Gharuan, Punjab, India
Keywords
Related Articles
- EP ID EP8418
- DOI -
- Views 312
- Downloads 19
Monitoring and Protection of Oil and Gas Condition in Industrial Using Wireless Sensor Networks
Wireless Sensor Networks (WSNs) are one of the fastest growing and emerging technologies in the field of Wireless networking today. WSNs have a vast amount of applications including environmental monitoring, military, ec...
SNR Improvement of MST Radar Signals Usings Combinational Window Functions
In this paper the effect of window shape parameter ‘?’ in Combinational window functions on the signal to noise ratio (SNR) values of the Indian Mesosphere-StratosphereTroposphere (MST) radar is computed. The six parts...
Peak to Average Power Ratio Reduction in OFDM System by Clipping and Filtering
This paper results clipping and filtering technique for peak to average power ratio (PAPR) reduction in orthogonal frequency division multiplexing (OFDM). Our simulation results show that this technique removes inband an...
Seamless Mobility in Heterogeneous Mobile Networks
The objective of this paper is to introduce a vertical handover (VHO) algorithm between wireless LANs (WLANs) and LTE mobile networks. The proposed algorithm is based on the fuzzy control theory and takes into conside...
Design and Implementation of 64-Bit Execute Stage for VLIW Processor Architecture on FPGA
FPGA implementation of 64-bit execute unit for VLIW processor, and improve power representation have been done in this paper. VHDL is used to modelled this architecture. VLIW stands for Very Long Instruction Word. This P...