A Proficient Low Power Logarithmic Multiplier Using Iterative Pipeline Technique

Abstract

Multiplication is the basic function performed in digital signal processors (DSP) and multimedia processors. Applications in DSP heavily rely on multiplication with high performance as a prime target but the major requirement is complex data handling. So, logarithmic multiplier is a practical solution for DSP functions that performs multiplication using simple addition operation. The LNS system offers speed, cost and delay at the expense of accuracy. Thus, they are most suitable for DSP applications which have the capacity to tolerate errors at minimal errors. This paper presents 16-bit logarithmic multiplier based on the Mitchell’s algorithm. This multiplier is designed with four error correction circuits using iterative pipeline technique to achieve a arbitrary accuracy with low power consumption. The proposed design reduces the maximum relative error to 0.029%, which is tolerable in DSP applications. The proposed architecture is simulated in VHDL by using ISIM simulator of XST (Xilinx synthesis Tool) at 25MHz frequency using device 3 xc3s1500-5fg676 FPGA chip.

Authors and Affiliations

Harinder Kaur| Electronics and Communication Engineering Chandigarh University,Gharuan, Punjab, India, Mr. Gurinderpal Singh| Assistant Professor Department of Electronics and Communication Engineering Chandigarh University,Gharuan, Punjab, India, Ms. Geetanjali Wasson| Assistant Professor Department of Electronics and Communication Engineering Chandigarh University,Gharuan, Punjab, India

Keywords

Related Articles

Linear Predictive Vocoder

The paper discusses linear predictive coder and decoder for speech signals. The basic idea behind linear predictive analysis is that a speech sample can be approximated as a linear combination of past speech samples. The...

A 1.8V and 2GHz Inductively Degenerated CMOS Low Noise Amplifier

This paper presents the design and simulation of Low Noise Amplifier (LNA) in a 0.18?m CMOS technology. The LNA function is to amplify extremely low noise amplifier without adding noise and preserving required signal to...

Medical image Feature Extraction: A Survey

This paper reviews feature extraction methods as it relates to medical image processing. Centrality of feature extraction stage in image processing cannot be over-emphasized. Advancements in medical image processing has...

A High Capacitive and Confidentiality Steganography Using Private key

Steganography and Steganalysis are two important areas of research that involve a number of applications. These two areas of research are important especially when reliable and secure information exchange is required. To...

Baysian Imaging Concepts for Smart Fracture Detection in X-Ray Images

X-ray imaging is a traditional method for detecting fracture for ages. This project paves way for enhancement rather than replacement of the existing technology. It is a step towards thinking beyond digitization of X-ray...

Download PDF file
  • EP ID EP8418
  • DOI -
  • Views 338
  • Downloads 19

How To Cite

Harinder Kaur, Mr. Gurinderpal Singh, Ms. Geetanjali Wasson (2014). A Proficient Low Power Logarithmic Multiplier Using Iterative Pipeline Technique. International Journal of Electronics Communication and Computer Technology, 4(5), 730-736. https://europub.co.uk/articles/-A-8418