FPGA Based Implementation of Genetic Algorithm Using VHDL


The research on genetic algorithm is normally concentrate on software Implementation, which is always restricted in term of high real time by computer system because it is serial calculation. This paper introduces a hardware structure on FPGA based genetic algorithm which programmed by VHDL language .Simulation is performed by Xilinx 8.1i and modelsim and implement on FPGA spartan3.

Authors and Affiliations

Vikas Gupta| Electronics &Communication T.I.T Bhopal, India [email protected], Anshuj Jain| Electronics &Communication T.I.T Bhopal, India [email protected], Bharti Chourasia| Electronics &Communication SCOPE College, Bhopal, India [email protected]


Related Articles

Security Challenges Related to Routing in Mobile Ad hoc Networks (MANET) and Proposed Solutions

A freely roaming nodes forming as a group of network for effective communication is called Mobile Ad hoc Networks (MANET). In MANET nodes have the liberty of moving around the network with no defensive boundaries and...

A 0.18?m and 2GHz CMOS Differential Low Noise Amplifier

We have proposed a 2 GHz CMOS Differential Low Noise Amplifier (LNA) for wireless receiver system. The LNA is fabricated with the 0.18 ?m standard CMOS process. Cadence design tool Spectre_RF is used to design and simula...

Optimization Of Wind and Wave Fields for Typical Marine Radar Using Synthetic Aperture Method

This paper deals with the use of the wave-radar for sea-state monitoring. The radar used here is popular as marine radar. SEA STATE monitoring by X-band Mare Radar system is becoming increasingly interesting, also due to...

Performance Comparison of DSDV and AODV Routing Protocols in MANETS

This paper aims to compare performance of some routing protocols for Mobile Ad-Hoc networks (MANETs). A Mobile Ad-Hoc Network (MANET) is a collection of wireless mobile nodes forming a temporary network without using any...

Distributed Power Flow Controller with its Auxiliary Services

The Objective of this paper is to develop a new PFCD that offers the same control capability as the UPFC, at a reduced cost and with an increased reliability. The new device, so-called Distributed Power Flow Controlle...

Download PDF file
  • EP ID EP8265
  • DOI -
  • Views 341
  • Downloads 28

How To Cite

Vikas Gupta, Anshuj Jain, Bharti Chourasia (2011). FPGA Based Implementation of Genetic Algorithm Using VHDL. International Journal of Electronics Communication and Computer Technology, 1(1), 15-18. https://europub.co.uk/articles/-A-8265